Home
last modified time | relevance | path

Searched refs:SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (Results 1 – 18 of 18) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h5732 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
5733 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x…
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h5680 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
5681 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g050xx.h5726 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
5727 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g070xx.h5859 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
5860 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g031xx.h5932 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
5933 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g041xx.h6230 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
6231 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g051xx.h6307 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
6308 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g061xx.h6605 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
6606 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g071xx.h6682 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
6683 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g081xx.h6980 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
6981 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g0b0xx.h7009 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
7010 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g0c1xx.h8464 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
8465 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
Dstm32g0b1xx.h8166 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
8167 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x000…
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h7040 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
7041 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000…
Dstm32u083xx.h7944 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
7945 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000…
Dstm32u073xx.h7677 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) macro
7678 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000…
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f091xc.h9753 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (0U) macro
9754 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x0000…
Dstm32f098xx.h9720 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (0U) macro
9721 #define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x0000…