Home
last modified time | relevance | path

Searched refs:SPI_I2SCFGR_PCMSYNC_Pos (Results 1 – 25 of 193) sorted by relevance

12345678

/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l051xx.h4782 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4783 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l081xx.h5053 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5054 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l071xx.h4916 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4917 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l052xx.h5175 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5176 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l062xx.h5312 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5313 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l053xx.h5328 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5329 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l072xx.h5413 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5414 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l073xx.h5564 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5565 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l083xx.h5701 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5702 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l063xx.h5463 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5464 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32l082xx.h5550 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5551 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f031x6.h4075 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4076 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f038xx.h4047 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4048 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f058xx.h4547 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4548 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f051x8.h4575 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4576 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f071xb.h5085 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5086 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101xg.h5510 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5511 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f101xe.h5436 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5437 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4891 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
4892 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32c031xx.h5054 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5055 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32c071xx.h5541 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5542 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h5736 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5737 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f410rx.h5740 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5741 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
Dstm32f410tx.h5696 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5697 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h5479 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) macro
5480 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */

12345678