Home
last modified time | relevance | path

Searched refs:RCC_APBENR2_TIM14EN (Results 1 – 19 of 19) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_hal_rcc.h968 SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \
970 … tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \
1002 #define __HAL_RCC_TIM14_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN)
1121 #define __HAL_RCC_TIM14_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) != 0U)
1130 #define __HAL_RCC_TIM14_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) == 0U)
Dstm32c0xx_ll_bus.h123 #define LL_APB1_GRP2_PERIPH_TIM14 RCC_APBENR2_TIM14EN
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_hal_rcc.h1328 SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \
1330 … tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \
1443 #define __HAL_RCC_TIM14_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN)
1675 #define __HAL_RCC_TIM14_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) != 0U)
1687 #define __HAL_RCC_TIM14_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) == 0U)
Dstm32g0xx_ll_bus.h184 #define LL_APB2_GRP1_PERIPH_TIM14 RCC_APBENR2_TIM14EN
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4122 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32c031xx.h4282 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32c071xx.h4750 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h4358 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g050xx.h4392 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g070xx.h4533 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g031xx.h4572 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g041xx.h4820 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g051xx.h4929 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g061xx.h5177 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g071xx.h5294 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g081xx.h5542 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g0b0xx.h5582 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g0c1xx.h6900 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro
Dstm32g0b1xx.h6652 #define RCC_APBENR2_TIM14EN RCC_APBENR2_TIM14EN_Msk macro