Home
last modified time | relevance | path

Searched refs:PWR_PDCRD_PD5_Pos (Results 1 – 25 of 61) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h4291 #define PWR_PDCRD_PD5_Pos (5U) macro
4292 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g070xx.h4061 #define PWR_PDCRD_PD5_Pos (5U) macro
4062 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g071xx.h4763 #define PWR_PDCRD_PD5_Pos (5U) macro
4764 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g081xx.h4999 #define PWR_PDCRD_PD5_Pos (5U) macro
5000 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g0b0xx.h4860 #define PWR_PDCRD_PD5_Pos (5U) macro
4861 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g0c1xx.h6070 #define PWR_PDCRD_PD5_Pos (5U) macro
6071 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g0b1xx.h5834 #define PWR_PDCRD_PD5_Pos (5U) macro
5835 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u083xx.h5564 #define PWR_PDCRD_PD5_Pos (5U) macro
5565 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32u073xx.h5306 #define PWR_PDCRD_PD5_Pos (5U) macro
5307 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h6856 #define PWR_PDCRD_PD5_Pos (5U) macro
6857 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g411xc.h7021 #define PWR_PDCRD_PD5_Pos (5U) macro
7022 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g441xx.h7210 #define PWR_PDCRD_PD5_Pos (5U) macro
7211 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32gbk1cb.h6975 #define PWR_PDCRD_PD5_Pos (5U) macro
6976 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g431xx.h6989 #define PWR_PDCRD_PD5_Pos (5U) macro
6990 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g4a1xx.h7374 #define PWR_PDCRD_PD5_Pos (5U) macro
7375 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g491xx.h7153 #define PWR_PDCRD_PD5_Pos (5U) macro
7154 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g473xx.h7738 #define PWR_PDCRD_PD5_Pos (5U) macro
7739 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g471xx.h7224 #define PWR_PDCRD_PD5_Pos (5U) macro
7225 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32g483xx.h7959 #define PWR_PDCRD_PD5_Pos (5U) macro
7960 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h5554 #define PWR_PDCRD_PD5_Pos (5U) macro
5555 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32l412xx.h5338 #define PWR_PDCRD_PD5_Pos (5U) macro
5339 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32l433xx.h9110 #define PWR_PDCRD_PD5_Pos (5U) macro
9111 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32l451xx.h9275 #define PWR_PDCRD_PD5_Pos (5U) macro
9276 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb55xx.h6906 #define PWR_PDCRD_PD5_Pos (5U) macro
6907 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */
Dstm32wb5mxx.h6906 #define PWR_PDCRD_PD5_Pos (5U) macro
6907 #define PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos) /*!< 0x00000020 */

123