Home
last modified time | relevance | path

Searched refs:PWR_CR3_RRS_Pos (Results 1 – 25 of 63) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g031xx.h3759 #define PWR_CR3_RRS_Pos (8U) macro
3760 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32g041xx.h3995 #define PWR_CR3_RRS_Pos (8U) macro
3996 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32g051xx.h4095 #define PWR_CR3_RRS_Pos (8U) macro
4096 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32g061xx.h4331 #define PWR_CR3_RRS_Pos (8U) macro
4332 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32g071xx.h4313 #define PWR_CR3_RRS_Pos (8U) macro
4314 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32g081xx.h4549 #define PWR_CR3_RRS_Pos (8U) macro
4550 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h5373 #define PWR_CR3_RRS_Pos (9U) macro
5374 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wle5xx.h5373 #define PWR_CR3_RRS_Pos (9U) macro
5374 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wl5mxx.h6141 #define PWR_CR3_RRS_Pos (9U) macro
6142 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wl54xx.h6141 #define PWR_CR3_RRS_Pos (9U) macro
6142 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wl55xx.h6141 #define PWR_CR3_RRS_Pos (9U) macro
6142 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h10124 #define PWR_CR3_RRS_Pos (8U) macro
10125 #define PWR_CR3_RRS_Msk (0x3UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
10127 #define PWR_CR3_RRS_0 (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
10128 #define PWR_CR3_RRS_1 (0x2UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32l562xx.h10827 #define PWR_CR3_RRS_Pos (8U) macro
10828 #define PWR_CR3_RRS_Msk (0x3UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
10830 #define PWR_CR3_RRS_0 (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
10831 #define PWR_CR3_RRS_1 (0x2UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h4422 #define PWR_CR3_RRS_Pos (8U) macro
4423 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32u083xx.h5085 #define PWR_CR3_RRS_Pos (8U) macro
5086 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
Dstm32u073xx.h4827 #define PWR_CR3_RRS_Pos (8U) macro
4828 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4p5xx.h11411 #define PWR_CR3_RRS_Pos (8U) macro
11412 #define PWR_CR3_RRS_Msk (0x3UL << PWR_CR3_RRS_Pos) /*!< 0x00000300 */
11414 #define PWR_CR3_RRS_0 (0x1UL << PWR_CR3_RRS_Pos) /*!< Full SRAM2 Rete…
11415 #define PWR_CR3_RRS_1 (0x2UL << PWR_CR3_RRS_Pos) /*!< 4Kbytes SRAM2 R…
Dstm32l4q5xx.h11904 #define PWR_CR3_RRS_Pos (8U) macro
11905 #define PWR_CR3_RRS_Msk (0x3UL << PWR_CR3_RRS_Pos) /*!< 0x00000300 */
11907 #define PWR_CR3_RRS_0 (0x1UL << PWR_CR3_RRS_Pos) /*!< Full SRAM2 Rete…
11908 #define PWR_CR3_RRS_1 (0x2UL << PWR_CR3_RRS_Pos) /*!< 4Kbytes SRAM2 R…
Dstm32l422xx.h5056 #define PWR_CR3_RRS_Pos (8U) macro
5057 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h5886 #define PWR_CR3_RRS_Pos (9U) macro
5887 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wb1mxx.h5547 #define PWR_CR3_RRS_Pos (9U) macro
5548 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wb30xx.h5885 #define PWR_CR3_RRS_Pos (9U) macro
5886 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h5451 #define PWR_CR3_RRS_Pos (9U) macro
5452 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
Dstm32wb15xx.h5547 #define PWR_CR3_RRS_Pos (9U) macro
5548 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h6366 #define PWR_CR3_RRS_Pos (8U) macro
6367 #define PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos) /*!< 0x00000100 */

123