Home
last modified time | relevance | path

Searched refs:HRTIM_TIMISR_O1STAT_Pos (Results 1 – 17 of 17) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_hrtim.h6181 HRTIM_TIMISR_O1STAT_Pos); in LL_HRTIM_OUT_GetDLYPRTOutStatus()
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_hrtim.h6251 HRTIM_TIMISR_O1STAT_Pos); in LL_HRTIM_OUT_GetDLYPRTOutStatus()
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f334x8.h8452 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
8453 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g414xx.h6818 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
6819 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32g474xx.h7231 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
7232 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32g484xx.h7452 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
7453 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_hrtim.h9014 HRTIM_TIMISR_O1STAT_Pos); in LL_HRTIM_OUT_GetDLYPRTOutStatus()
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h742xx.h21032 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
21033 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h750xx.h21961 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
21962 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h753xx.h21967 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
21968 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h745xx.h22453 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
22454 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h745xg.h22453 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
22454 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h743xx.h21680 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
21681 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h755xx.h22740 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
22741 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h757xx.h25913 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
25914 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h747xg.h25626 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
25627 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */
Dstm32h747xx.h25626 #define HRTIM_TIMISR_O1STAT_Pos (18U) macro
25627 #define HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos) /*!< 0x00040000 */