Home
last modified time | relevance | path

Searched refs:DMA2D_CR_TEIE (Results 1 – 25 of 79) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_dma2d.h364 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
1720 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
1786 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
1852 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32f4xx_hal_dma2d.h263 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_dma2d.h404 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
2049 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
2115 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
2181 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32h7xx_hal_dma2d.h326 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_dma2d.h392 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
1936 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
2002 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
2068 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32f7xx_hal_dma2d.h299 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_dma2d.h404 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
2049 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
2115 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
2181 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32h7rsxx_hal_dma2d.h326 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_dma2d.h405 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
2034 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
2100 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
2166 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32l4xx_hal_dma2d.h325 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_dma2d.h404 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
2049 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
2115 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
2181 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32n6xx_hal_dma2d.h326 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_dma2d.h406 #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
2057 SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_EnableIT_TE()
2123 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE); in LL_DMA2D_DisableIT_TE()
2189 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_TE()
Dstm32u5xx_hal_dma2d.h332 #define DMA2D_IT_TE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6303 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f429xx.h6362 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f439xx.h6549 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f437xx.h6495 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6637 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f745xx.h6394 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f756xx.h6637 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f746xx.h6449 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f765xx.h6854 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f777xx.h7136 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro
Dstm32f767xx.h6948 #define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk /*!< Transfer Error … macro

1234