Home
last modified time | relevance | path

Searched refs:DMA2D_CR_CEIE (Results 1 – 25 of 79) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_dma2d.h359 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
1665 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
1731 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
1797 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32f4xx_hal_dma2d.h258 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_dma2d.h399 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
1994 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
2060 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
2126 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32h7xx_hal_dma2d.h321 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_dma2d.h387 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
1881 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
1947 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
2013 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32f7xx_hal_dma2d.h294 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_dma2d.h399 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
1994 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
2060 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
2126 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32h7rsxx_hal_dma2d.h321 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_dma2d.h400 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
1979 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
2045 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
2111 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32l4xx_hal_dma2d.h320 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_dma2d.h399 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
1994 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
2060 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
2126 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32n6xx_hal_dma2d.h321 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_dma2d.h401 #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
2002 SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_EnableIT_CE()
2068 CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE); in LL_DMA2D_DisableIT_CE()
2134 return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledIT_CE()
Dstm32u5xx_hal_dma2d.h327 #define DMA2D_IT_CE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6318 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f429xx.h6377 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f439xx.h6564 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f437xx.h6510 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h6652 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f745xx.h6409 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f756xx.h6652 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f746xx.h6464 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f765xx.h6869 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f777xx.h7151 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro
Dstm32f767xx.h6963 #define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk /*!< Configuration E… macro

1234