/hal_stm32-latest/stm32cube/stm32wlxx/soc/ |
D | stm32wle4xx.h | 8614 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 8615 …DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*…
|
D | stm32wle5xx.h | 8614 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 8615 …DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*…
|
D | stm32wl5mxx.h | 10243 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 10244 …DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*…
|
D | stm32wl54xx.h | 10243 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 10244 …DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*…
|
D | stm32wl55xx.h | 10243 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 10244 …DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*…
|
/hal_stm32-latest/stm32cube/stm32g4xx/soc/ |
D | stm32g411xb.h | 2748 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 2749 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g411xc.h | 2785 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 2786 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g441xx.h | 3093 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 3094 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32gbk1cb.h | 2858 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 2859 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g431xx.h | 2872 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 2873 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g4a1xx.h | 3173 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 3174 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g491xx.h | 2952 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 2953 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g473xx.h | 3044 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 3045 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g471xx.h | 2963 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 2964 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g483xx.h | 3265 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 3266 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
D | stm32g414xx.h | 3147 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 3148 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)/*!< 0x0…
|
/hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
D | stm32l422xx.h | 10050 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 10051 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l412xx.h | 9825 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 9826 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l433xx.h | 14853 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 14854 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l451xx.h | 14836 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 14837 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l431xx.h | 14624 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 14625 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l443xx.h | 15078 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 15079 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l471xx.h | 16198 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 16199 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
D | stm32l452xx.h | 14914 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 14915 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos) /*!< 0x…
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h503xx.h | 3485 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U) macro 3486 #define DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)
|