Home
last modified time | relevance | path

Searched refs:AMTCR (Results 1 – 25 of 79) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_dma2d.h795 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
806 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
817 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
828 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
839 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_dma2d.h990 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
1001 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
1012 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
1023 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
1034 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_dma2d.h899 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
910 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
921 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
932 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
943 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_dma2d.h990 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
1001 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
1012 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
1023 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
1034 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_dma2d.h1003 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
1014 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
1025 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
1036 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
1047 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_dma2d.h990 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
1001 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
1012 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
1023 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
1034 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_dma2d.h996 MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos)); in LL_DMA2D_SetDeadTime()
1007 return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos); in LL_DMA2D_GetDeadTime()
1018 SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_EnableDeadTime()
1029 CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN); in LL_DMA2D_DisableDeadTime()
1040 return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL); in LL_DMA2D_IsEnabledDeadTime()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_dma2d.c1924 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
1947 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
1973 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_dma2d.c1980 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
2003 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
2029 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_dma2d.c1980 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
2003 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
2029 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_hal_dma2d.c1944 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
1967 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
1993 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_dma2d.c1980 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
2003 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
2029 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_dma2d.c1984 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
2007 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
2033 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_dma2d.c2000 SET_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_EnableDeadTime()
2023 CLEAR_BIT(hdma2d->Instance->AMTCR, DMA2D_AMTCR_EN); in HAL_DMA2D_DisableDeadTime()
2049 …MODIFY_REG(hdma2d->Instance->AMTCR, DMA2D_AMTCR_DT, (((uint32_t) DeadTime) << DMA2D_AMTCR_DT_Pos)); in HAL_DMA2D_ConfigDeadTime()
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h393 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f429xx.h395 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f439xx.h396 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f437xx.h394 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h416 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f745xx.h413 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f756xx.h416 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f746xx.h415 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f765xx.h457 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f777xx.h461 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member
Dstm32f767xx.h460 …__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: … member

1234