Home
last modified time | relevance | path

Searched refs:AHBLPENR (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_hal_rcc_ex.h487 #define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOELPEN))
488 #define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOELPEN))
496 #define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOFLPEN))
497 #define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOGLPEN))
499 #define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOFLPEN))
500 #define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOGLPEN))
510 #define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_DMA2LPEN))
511 #define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_DMA2LPEN))
517 #define __HAL_RCC_AES_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_AESLPEN))
518 #define __HAL_RCC_AES_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_AESLPEN))
[all …]
Dstm32l1xx_hal_rcc.h1020 #define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOALPEN))
1021 #define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOBLPEN))
1022 #define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOCLPEN))
1023 #define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIODLPEN))
1024 #define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_GPIOHLPEN))
1026 #define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_CRCLPEN))
1027 #define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_FLITFLPEN))
1028 #define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHBLPENR |= (RCC_AHBLPENR_DMA1LPEN))
1030 #define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOALPEN))
1031 #define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHBLPENR &= ~(RCC_AHBLPENR_GPIOBLPEN))
[all …]
Dstm32l1xx_ll_bus.h425 SET_BIT(RCC->AHBLPENR, Periphs); in LL_AHB1_GRP1_EnableClockSleep()
427 tmpreg = READ_BIT(RCC->AHBLPENR, Periphs); in LL_AHB1_GRP1_EnableClockSleep()
470 CLEAR_BIT(RCC->AHBLPENR, Periphs); in LL_AHB1_GRP1_DisableClockSleep()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_hal_rcc_ex.h1121 #define __HAL_RCC_AES_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBLPENR, (RCC_AHBSMENR_CRYPSMEN))
1122 #define __HAL_RCC_AES_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBLPENR, (RCC_AHBSMENR_CRYPSMEN))
1124 #define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBLPENR, RCC_AHBSMENR_CRYPSMEN) !…
1125 #define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBLPENR, RCC_AHBSMENR_CRYPSMEN) =…
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h396 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xba.h396 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l100xba.h396 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l100xb.h396 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xb.h381 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xba.h381 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l100xc.h407 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xc.h409 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xca.h409 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xdx.h419 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xe.h419 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xc.h424 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xca.h424 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xdx.h434 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xe.h434 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xc.h445 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xca.h445 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xdx.h455 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l162xe.h455 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l151xd.h434 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member
Dstm32l152xd.h449 …__IO uint32_t AHBLPENR; /*!< RCC AHB peripheral clock enable in low power mode register, Ad… member

12