Home
last modified time | relevance | path

Searched refs:ADC_CFGR_AWD1CH_4 (Results 1 – 25 of 125) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_adc.h219 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4)
220 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
221 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
222 #define ADC_CHANNEL_19_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH…
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_adc.h235 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4)
236 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
237 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
238 #define ADC_CHANNEL_19_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH…
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_adc.h231 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4 …
232 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 …
233 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 …
234 #define ADC_CHANNEL_19_NUMBER (ADC_CFGR_AWD1CH_4 …
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_adc.h230 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4)
231 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
232 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_adc.h231 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4)
232 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
233 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_adc.h231 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4)
232 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
233 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_adc.h239 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4 …
240 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 …
241 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 …
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_adc.h230 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4)
231 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
232 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_adc.h251 #define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4 …
252 #define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 …
253 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 …
/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f301x8.h952 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32f318xx.h953 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32f302x8.h1061 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32f328xx.h1012 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32f302xc.h1096 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
/hal_stm32-latest/stm32cube/stm32wbxx/soc/
Dstm32wb50xx.h1167 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32wb1mxx.h1226 #define ADC_CFGR_AWD1CH_4 ADC_CFGR1_AWD1CH_4 macro
Dstm32wb30xx.h1166 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32wb35xx.h1358 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
/hal_stm32-latest/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h1211 #define ADC_CFGR_AWD1CH_4 ADC_CFGR1_AWD1CH_4 macro
Dstm32wb15xx.h1226 #define ADC_CFGR_AWD1CH_4 ADC_CFGR1_AWD1CH_4 macro
/hal_stm32-latest/stm32cube/stm32g4xx/soc/
Dstm32g411xb.h1278 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32g411xc.h1315 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32g441xx.h1436 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l422xx.h1270 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro
Dstm32l412xx.h1235 #define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ macro

12345