Home
last modified time | relevance | path

Searched refs:_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (Results 1 – 25 of 84) sorted by relevance

1234

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_cmu.h1695 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1700 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_cmu.h1695 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1700 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_cmu.h1916 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1921 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_cmu.h1916 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1921 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_cmu.h1916 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1921 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_cmu.h1970 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1975 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_cmu.h1970 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
1975 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p732f512gm32.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p732f512gm48.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p733f512gm48.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p532f512gm48.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p632f512gm32.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p632f512gm48.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p632f512im32.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p632f512im48.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
Defr32bg13p532f512gm32.h4120 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL /… macro
4125 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_cmu.h2376 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL … macro
2381 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) …
Defm32gg12b390f1024gl112.h6192 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL … macro
6197 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) …
Defm32gg12b390f512gl112.h6192 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL … macro
6197 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) …
Defm32gg12b530f512il120.h7021 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL … macro
7026 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_cmu.h2443 #define _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK 0x00000003UL … macro
2448 #define CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << 4) …
/hal_silabs-latest/simplicity_sdk/platform/emlib/inc/
Dsli_em_cmu.h1735 | (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << _CMU_ADCCTRL_ADC0CLKSEL_SHIFT); \
/hal_silabs-latest/gecko/emlib/inc/
Dsli_em_cmu.h1732 | (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK << _CMU_ADCCTRL_ADC0CLKSEL_SHIFT); \
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_cmu.c5854 #if defined (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK) \
9926 tmp = _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK; in CMU_ClockSelectSet()
/hal_silabs-latest/gecko/emlib/src/
Dem_cmu.c5801 #if defined (_CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK) \
9873 tmp = _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK; in CMU_ClockSelectSet()

1234