Home
last modified time | relevance | path

Searched refs:PMC0 (Results 1 – 25 of 28) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/drivers/pmc0/
Dfsl_pmc0.h339 while ((PMC0->STATUS & PMC0_STATUS_COREVLF_MASK) == PMC0_STATUS_COREVLF_MASK) in PMC0_ConfigureHsrunMode()
343 …PMC0->HSRUN = (*((const uint32_t *)((const void *)config))) & (PMC0_HSRUN_COREREGVL_MASK | PMC0_HS… in PMC0_ConfigureHsrunMode()
346 while ((PMC0->STATUS & PMC0_STATUS_COREVLF_MASK) == PMC0_STATUS_COREVLF_MASK) in PMC0_ConfigureHsrunMode()
370 while ((PMC0->STATUS & PMC0_STATUS_COREVLF_MASK) == PMC0_STATUS_COREVLF_MASK) in PMC0_ConfigureRunMode()
374 PMC0->RUN = (*((const uint32_t *)((const void *)config))) & PMC0_RUN_COREREGVL_MASK; in PMC0_ConfigureRunMode()
377 while ((PMC0->STATUS & PMC0_STATUS_COREVLF_MASK) == PMC0_STATUS_COREVLF_MASK) in PMC0_ConfigureRunMode()
401 PMC0->VLPR = (*((const uint32_t *)((const void *)config))) & in PMC0_ConfigureVlprMode()
424 PMC0->STOP = (*((const uint32_t *)((const void *)config))) & PMC0_STOP_COREREGVL_MASK; in PMC0_ConfigureStopMode()
446 PMC0->VLPS = (*((const uint32_t *)((const void *)config))) & in PMC0_ConfigureVlpsMode()
470 PMC0->LLS = (*((const uint32_t *)((const void *)config))) & in PMC0_ConfigureLlsMode()
[all …]
DKconfig12 bool "PMC0 Driver"
15 PMC0 Driver
Ddriver_pmc0.cmake1 #Description: PMC0 Driver; user_visible: True
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/
Dfsl_power.h55 #if defined(PMC0)
68 #if defined(PMC0)
79 #if defined(PMC0)
301 #if defined(PMC0)
590 #if defined(PMC0)
715 #if defined(PMC0)
726 PMC0->PADVRANGE = (uint32_t)vrange & PMC_PADVRANGE_VRANGE_MASK; in POWER_SetPio2VoltRange()
901 #if defined(PMC0)
1150 #if defined(PMC0)
Dfsl_power.c13 #if defined(PMC0) /* Only PMC0 can power down DCDC, LDO. */
32 #if defined(PMC0)
33 #define PMC PMC0
61 #if defined(PMC0)
309 #if defined(PMC0) in EnableDeepSleepIRQ()
345 #if defined(PMC0) in DisableDeepSleepIRQ()
444 #if defined(PMC0) in POWER_ConfigRegulatorSetpoints()
497 #if defined(PMC0) in POWER_ConfigLvdSetpoints()
671 #if defined(PMC0)
734 #if defined(PMC0) /* Compute domain request enter deep sleep mode. */
[all …]
Dfsl_dsp.c48 if ((PMC0->PDRUNCFG4 & DSP_MEM_PD_MASKS) != 0U || (PMC0->PDRUNCFG5 & DSP_MEM_PD_MASKS) != 0U) in DSP_Init()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/
Dfsl_power.h55 #if defined(PMC0)
68 #if defined(PMC0)
79 #if defined(PMC0)
301 #if defined(PMC0)
590 #if defined(PMC0)
715 #if defined(PMC0)
726 PMC0->PADVRANGE = (uint32_t)vrange & PMC_PADVRANGE_VRANGE_MASK; in POWER_SetPio2VoltRange()
901 #if defined(PMC0)
1150 #if defined(PMC0)
Dfsl_power.c13 #if defined(PMC0) /* Only PMC0 can power down DCDC, LDO. */
32 #if defined(PMC0)
33 #define PMC PMC0
61 #if defined(PMC0)
309 #if defined(PMC0) in EnableDeepSleepIRQ()
345 #if defined(PMC0) in DisableDeepSleepIRQ()
444 #if defined(PMC0) in POWER_ConfigRegulatorSetpoints()
497 #if defined(PMC0) in POWER_ConfigLvdSetpoints()
671 #if defined(PMC0)
734 #if defined(PMC0) /* Compute domain request enter deep sleep mode. */
[all …]
Dfsl_dsp.c48 if ((PMC0->PDRUNCFG4 & DSP_MEM_PD_MASKS) != 0U || (PMC0->PDRUNCFG5 & DSP_MEM_PD_MASKS) != 0U) in DSP_Init()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/
Dfsl_power.h55 #if defined(PMC0)
68 #if defined(PMC0)
79 #if defined(PMC0)
301 #if defined(PMC0)
590 #if defined(PMC0)
715 #if defined(PMC0)
726 PMC0->PADVRANGE = (uint32_t)vrange & PMC_PADVRANGE_VRANGE_MASK; in POWER_SetPio2VoltRange()
901 #if defined(PMC0)
1150 #if defined(PMC0)
Dfsl_power.c13 #if defined(PMC0) /* Only PMC0 can power down DCDC, LDO. */
32 #if defined(PMC0)
33 #define PMC PMC0
61 #if defined(PMC0)
309 #if defined(PMC0) in EnableDeepSleepIRQ()
345 #if defined(PMC0) in DisableDeepSleepIRQ()
444 #if defined(PMC0) in POWER_ConfigRegulatorSetpoints()
497 #if defined(PMC0) in POWER_ConfigLvdSetpoints()
671 #if defined(PMC0)
734 #if defined(PMC0) /* Compute domain request enter deep sleep mode. */
[all …]
Dfsl_dsp.c48 if ((PMC0->PDRUNCFG4 & DSP_MEM_PD_MASKS) != 0U || (PMC0->PDRUNCFG5 & DSP_MEM_PD_MASKS) != 0U) in DSP_Init()
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT735S/
Dfsl_pm_device.h54 #if defined(PMC0)
66 #if defined(PMC0)
77 #if defined(PMC0)
171 #if defined(PMC0)
190 #if defined(PMC0)
200 #if defined(PMC0)
Dfsl_pm_device.c16 #if defined(PMC0)
17 #define PMC_PDRCFG_REG(x) (*((volatile uint32_t *)((uint32_t)(&(PMC0->PDRUNCFG0)) + ((uint32_t)(…
257 #if defined(PMC0)
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT758S/
Dfsl_pm_device.h54 #if defined(PMC0)
66 #if defined(PMC0)
77 #if defined(PMC0)
171 #if defined(PMC0)
190 #if defined(PMC0)
200 #if defined(PMC0)
Dfsl_pm_device.c16 #if defined(PMC0)
17 #define PMC_PDRCFG_REG(x) (*((volatile uint32_t *)((uint32_t)(&(PMC0->PDRUNCFG0)) + ((uint32_t)(…
257 #if defined(PMC0)
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT798S/
Dfsl_pm_device.h54 #if defined(PMC0)
66 #if defined(PMC0)
77 #if defined(PMC0)
171 #if defined(PMC0)
190 #if defined(PMC0)
200 #if defined(PMC0)
Dfsl_pm_device.c16 #if defined(PMC0)
17 #define PMC_PDRCFG_REG(x) (*((volatile uint32_t *)((uint32_t)(&(PMC0->PDRUNCFG0)) + ((uint32_t)(…
257 #if defined(PMC0)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U5/
Dall_lib_device.cmake322 # # description: PMC0 Driver
DMCIMX7U5_cm4.h26542 #define PMC0 ((PMC0_Type *)PMC0_BASE) macro
26546 #define PMC0_BASE_PTRS { PMC0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h26541 #define PMC0 ((PMC0_Type *)PMC0_BASE) macro
26545 #define PMC0_BASE_PTRS { PMC0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h58911 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
58917 #define PMC_BASE_PTRS { PMC0 }
58926 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
58930 #define PMC_BASE_PTRS { PMC0 }
DMIMXRT798S_cm33_core0.h58996 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
59002 #define PMC_BASE_PTRS { PMC0 }
59011 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
59015 #define PMC_BASE_PTRS { PMC0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_cm33_core0.h56197 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
56203 #define PMC_BASE_PTRS { PMC0 }
56212 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
56216 #define PMC_BASE_PTRS { PMC0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h58996 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
59002 #define PMC_BASE_PTRS { PMC0 }
59011 #define PMC0 ((PMC_Type *)PMC0_BASE) macro
59015 #define PMC_BASE_PTRS { PMC0 }

12