Searched refs:kSCG_SysPllEnable (Results 1 – 15 of 15) sorted by relevance
| /hal_nxp-3.5.0/mcux/mcux-sdk/boards/twrke18f/ |
| D | clock_config.c | 187 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
299 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
419 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/boards/twrke18f/project_template/ |
| D | clock_config.c | 194 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
305 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
434 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l2a4s/project_template/ |
| D | clock_config.c | 231 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/boards/evkmcimx7ulp/project_template/ |
| D | clock_config.c | 75 const scg_spll_config_t g_scgSysPllConfig = {.enableMode = kSCG_SysPllEnable,
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/boards/frdmk32l2a4s/ |
| D | clock_config.c | 349 .enableMode = kSCG_SysPllEnable, /* Enable SPLL clock */
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/project_template/ |
| D | clock_config.c | 75 const scg_spll_config_t g_scgSysPllConfig = {.enableMode = kSCG_SysPllEnable,
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/project_template/ |
| D | clock_config.c | 75 const scg_spll_config_t g_scgSysPllConfig = {.enableMode = kSCG_SysPllEnable,
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/boards/evkmcimx7ulp/ |
| D | clock_config.c | 65 const scg_spll_config_t g_scgSysPllConfig = {.enableMode = kSCG_SysPllEnable,
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14F16/drivers/ |
| D | fsl_clock.h | 605 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE18F16/drivers/ |
| D | fsl_clock.h | 611 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16F16/drivers/ |
| D | fsl_clock.h | 611 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A41A/drivers/ |
| D | fsl_clock.h | 609 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A31A/drivers/ |
| D | fsl_clock.h | 609 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/drivers/ |
| D | fsl_clock.h | 765 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/drivers/ |
| D | fsl_clock.h | 765 kSCG_SysPllEnable = SCG_SPLLCSR_SPLLEN_MASK, /*!< Enable SPLL clock. */ enumerator
|
