Home
last modified time | relevance | path

Searched refs:PLLCLKMUX (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c1383 …if (Clock_Ip_u32CorePllChecksum != (IP_CORE_PLL->PLLCLKMUX ^ IP_CORE_PLL->PLLDV ^ IP_CORE_PLL->PLL… in Clock_Ip_Get_COREPLL_CLK_Frequency()
1385 … Clock_Ip_u32CorePllChecksum = (IP_CORE_PLL->PLLCLKMUX ^ IP_CORE_PLL->PLLDV ^ IP_CORE_PLL->PLLFD); in Clock_Ip_Get_COREPLL_CLK_Frequency()
1393 …if (Clock_Ip_u32PeriphPllChecksum != (IP_PERIPH_PLL->PLLCLKMUX ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_… in Clock_Ip_Get_PERIPHPLL_CLK_Frequency()
1395 …Clock_Ip_u32PeriphPllChecksum = (IP_PERIPH_PLL->PLLCLKMUX ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->… in Clock_Ip_Get_PERIPHPLL_CLK_Frequency()
1403 … if (Clock_Ip_u32DdrPllChecksum != (IP_DDR_PLL->PLLCLKMUX ^ IP_DDR_PLL->PLLDV ^ IP_DDR_PLL->PLLFD)) in Clock_Ip_Get_DDRPLL_CLK_Frequency()
1405 … Clock_Ip_u32DdrPllChecksum = (IP_DDR_PLL->PLLCLKMUX ^ IP_DDR_PLL->PLLDV ^ IP_DDR_PLL->PLLFD); in Clock_Ip_Get_DDRPLL_CLK_Frequency()
1422 …if (Clock_Ip_u32CoreDfs1Checksum != (IP_CORE_PLL->PLLCLKMUX ^ IP_CORE_PLL->PLLDV ^ IP_CORE_PLL->PL… in Clock_Ip_Get_COREPLL_DFS0_Frequency()
1424 …Clock_Ip_u32CoreDfs1Checksum = (IP_CORE_PLL->PLLCLKMUX ^ IP_CORE_PLL->PLLDV ^ IP_CORE_PLL->PLLFD ^… in Clock_Ip_Get_COREPLL_DFS0_Frequency()
1432 …if (Clock_Ip_u32CoreDfs2Checksum != (IP_CORE_PLL->PLLCLKMUX ^ IP_CORE_PLL->PLLDV ^ IP_CORE_PLL->PL… in Clock_Ip_Get_COREPLL_DFS1_Frequency()
1434 …Clock_Ip_u32CoreDfs2Checksum = (IP_CORE_PLL->PLLCLKMUX ^ IP_CORE_PLL->PLLDV ^ IP_CORE_PLL->PLLFD ^… in Clock_Ip_Get_COREPLL_DFS1_Frequency()
[all …]
DClock_Ip_Pll.c194 …Clock_Ip_apxPll[Instance].PllInstance->PLLCLKMUX = PLLDIG_PLLCLKMUX_REFCLKSEL(CLOCK_IP_FIRC_PLL_RE… in Clock_Ip_SetPlldigRdivMfiMfnSdmenSsscgbypSpreadctlStepnoStepsize()
198 …Clock_Ip_apxPll[Instance].PllInstance->PLLCLKMUX = PLLDIG_PLLCLKMUX_REFCLKSEL(CLOCK_IP_FXOSC_PLL_R… in Clock_Ip_SetPlldigRdivMfiMfnSdmenSsscgbypSpreadctlStepnoStepsize()
304 …Clock_Ip_apxPll[Instance].PllInstance->PLLCLKMUX = PLLDIG_PLLCLKMUX_REFCLKSEL(CLOCK_IP_FIRC_PLL_RE… in Clock_Ip_SetPlldigRdivMfiMfnSdmen()
308 …Clock_Ip_apxPll[Instance].PllInstance->PLLCLKMUX = PLLDIG_PLLCLKMUX_REFCLKSEL(CLOCK_IP_FXOSC_PLL_R… in Clock_Ip_SetPlldigRdivMfiMfnSdmen()
DClock_Ip_Specific.c245 …IP_CORE_PLL->PLLCLKMUX = 0U; /* FIRC input refer… in Clock_Ip_SpecificPlatformInitClock()
253 …IP_PERIPH_PLL->PLLCLKMUX = 0U; /* FIRC input ref… in Clock_Ip_SpecificPlatformInitClock()
283 …IP_CORE_PLL->PLLCLKMUX = 0U; /* FIRC input refer… in Clock_Ip_SpecificPlatformInitClock()
303 …IP_PERIPH_PLL->PLLCLKMUX = 0U; /* FIRC input ref… in Clock_Ip_SpecificPlatformInitClock()
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_PLLDIG.h82 __IO uint32_t PLLCLKMUX; /**< PLL Clock Multiplexer, offset: 0x20 */ member