Home
last modified time | relevance | path

Searched refs:MUX_0_CSS (Results 1 – 5 of 5) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c2015 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_6->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_DDR_CLK_Frequency()
2024 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_0->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P0_SYS_CLK_Frequency()
2032 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P1_SYS_CLK_Frequency()
2040 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P1_SYS_DIV2_CLK_Frequency()
2049 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P1_SYS_DIV4_CLK_Frequency()
2058 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_2->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P2_SYS_CLK_Frequency()
2067 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_2->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P2_SYS_DIV2_CLK_Frequency()
2076 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_2->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P2_SYS_DIV4_CLK_Frequency()
2085 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_3->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P3_SYS_CLK_Frequency()
2093 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_3->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK)… in Clock_Ip_Get_CE_SYS_DIV2_CLK_Frequency()
[all …]
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_RTU_MC_CGM.h86 …__I uint32_t MUX_0_CSS; /**< Clock Mux 0 Select Status Register, offset: … member
DS32Z2_MC_CGM.h88 …__I uint32_t MUX_0_CSS; /**< Clock Mux 0 Select Status Register, offset: … member
/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_MC_CGM.h80 …__I uint32_t MUX_0_CSS; /**< Clock Mux 0 Select Status Register, offset: … member
/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Frequency.c1928 …if (((IP_MC_CGM->MUX_0_CSS & MC_CGM_MUX_0_CSS_SELSTAT_MASK) >> MC_CGM_MUX_0_CSS_SELSTAT_SHIFT) != … in Clock_Ip_Get_SCS_CLK_Frequency()