Home
last modified time | relevance | path

Searched refs:OSC_CR_SC8P_MASK (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
Dfsl_clock.h368 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1042 reg &= ~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK); in OSC_SetCapLoad()
DMKL25Z4.h2869 #define OSC_CR_SC8P_MASK (0x2U) macro
2871 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dfsl_clock.h397 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1103 reg &= ~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK); in OSC_SetCapLoad()
DMKW22D5.h5216 #define OSC_CR_SC8P_MASK (0x2U) macro
5218 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dfsl_clock.h397 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1103 reg &= ~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK); in OSC_SetCapLoad()
DMKW24D5.h5216 #define OSC_CR_SC8P_MASK (0x2U) macro
5218 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
Dfsl_clock.h407 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1150 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK22F51212.h9512 #define OSC_CR_SC8P_MASK (0x2U) macro
9518 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
Dfsl_clock.h455 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1161 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMKV58F24.h17432 #define OSC_CR_SC8P_MASK (0x2U) macro
17438 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
Dfsl_clock.h455 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1160 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMKV56F24.h16092 #define OSC_CR_SC8P_MASK (0x2U) macro
16098 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
Dfsl_clock.h449 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1195 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK64F12.h17600 #define OSC_CR_SC8P_MASK (0x2U) macro
17606 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
Dfsl_clock.h473 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1261 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK80F25615.h17308 #define OSC_CR_SC8P_MASK (0x2U) macro
17314 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
Dfsl_clock.h480 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1268 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK82F25615.h18055 #define OSC_CR_SC8P_MASK (0x2U) macro
18061 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
Dfsl_clock.h502 kOSC_Cap8P = OSC_CR_SC8P_MASK, /*!< 8 pF capacitor load */
1394 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK66F18.h17968 #define OSC_CR_SC8P_MASK (0x2U) macro
17974 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC8P_SHIFT)) & OSC_CR_SC8P_MASK)