Home
last modified time | relevance | path

Searched refs:OSC_CR_SC4P_MASK (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
Dfsl_clock.h367 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1042 reg &= ~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK); in OSC_SetCapLoad()
DMKL25Z4.h2872 #define OSC_CR_SC4P_MASK (0x4U) macro
2874 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dfsl_clock.h396 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1103 reg &= ~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK); in OSC_SetCapLoad()
DMKW22D5.h5219 #define OSC_CR_SC4P_MASK (0x4U) macro
5221 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dfsl_clock.h396 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1103 reg &= ~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK); in OSC_SetCapLoad()
DMKW24D5.h5219 #define OSC_CR_SC4P_MASK (0x4U) macro
5221 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
Dfsl_clock.h406 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1150 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK22F51212.h9519 #define OSC_CR_SC4P_MASK (0x4U) macro
9525 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
Dfsl_clock.h454 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1161 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMKV58F24.h17439 #define OSC_CR_SC4P_MASK (0x4U) macro
17445 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
Dfsl_clock.h454 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1160 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMKV56F24.h16099 #define OSC_CR_SC4P_MASK (0x4U) macro
16105 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
Dfsl_clock.h448 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1195 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK64F12.h17608 #define OSC_CR_SC4P_MASK (0x4U) macro
17614 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
Dfsl_clock.h472 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1261 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK80F25615.h17315 #define OSC_CR_SC4P_MASK (0x4U) macro
17321 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
Dfsl_clock.h479 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1268 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK82F25615.h18062 #define OSC_CR_SC4P_MASK (0x4U) macro
18068 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
Dfsl_clock.h501 kOSC_Cap4P = OSC_CR_SC4P_MASK, /*!< 4 pF capacitor load */
1394 reg &= (uint8_t)(~(OSC_CR_SC2P_MASK | OSC_CR_SC4P_MASK | OSC_CR_SC8P_MASK | OSC_CR_SC16P_MASK)); in OSC_SetCapLoad()
DMK66F18.h17975 #define OSC_CR_SC4P_MASK (0x4U) macro
17981 …(x) (((uint8_t)(((uint8_t)(x)) << OSC_CR_SC4P_SHIFT)) & OSC_CR_SC4P_MASK)