Home
last modified time | relevance | path

Searched refs:MCG_C2_HGO0_MASK (Results 1 – 25 of 28) sorted by relevance

12

/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
Dfsl_clock.h398 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
403 MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c70 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
71 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
115 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
Dfsl_clock.h354 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
359 MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c42 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
43 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
87 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
DMKL25Z4.h2049 #define MCG_C2_HGO0_MASK (0x8U) macro
2051 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_HGO0_SHIFT)) & MCG_C2_HGO0_MASK)
2185 #define MCG_C2_HGO_MASK (MCG_C2_HGO0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dfsl_clock.h383 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
388 MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c42 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
43 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
87 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
DMKW22D5.h4804 #define MCG_C2_HGO0_MASK (0x8U) macro
4806 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_HGO0_SHIFT)) & MCG_C2_HGO0_MASK)
4954 #define MCG_C2_HGO_MASK (MCG_C2_HGO0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dfsl_clock.h383 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
388 MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c42 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
43 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
87 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
DMKW24D5.h4804 #define MCG_C2_HGO0_MASK (0x8U) macro
4806 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_HGO0_SHIFT)) & MCG_C2_HGO0_MASK)
4954 #define MCG_C2_HGO_MASK (MCG_C2_HGO0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
Dfsl_clock.h395 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
398 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
Dfsl_clock.h443 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
446 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
Dfsl_clock.h443 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
446 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
Dfsl_clock.h437 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
440 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
Dfsl_clock.h461 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
464 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
Dfsl_clock.h468 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
471 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
Dfsl_clock.h490 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
493 | MCG_C2_HGO0_MASK, /*!< Oscillator high gain. */
Dfsl_clock.c24 #if (defined(MCG_C2_HGO_MASK) && !(defined(MCG_C2_HGO0_MASK)))
25 #define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK macro
69 #define OSC_MODE_MASK (MCG_C2_EREFS0_MASK | MCG_C2_HGO0_MASK | MCG_C2_RANGE0_MASK)

12