Home
last modified time | relevance | path

Searched refs:EADC_CTL_ADCIEN0_Pos (Results 1 – 6 of 6) sorted by relevance

/hal_nuvoton-latest/m48x/StdDriver/inc/
Deadc.h199 #define EADC_ENABLE_INT(eadc, u32Mask) ((eadc)->CTL |= ((u32Mask) << EADC_CTL_ADCIEN0_Pos))
210 #define EADC_DISABLE_INT(eadc, u32Mask) ((eadc)->CTL &= ~((u32Mask) << EADC_CTL_ADCIEN0_Pos))
/hal_nuvoton-latest/m46x/StdDriver/inc/
Deadc.h199 #define EADC_ENABLE_INT(eadc, u32Mask) ((eadc)->CTL |= ((u32Mask) << EADC_CTL_ADCIEN0_Pos))
210 #define EADC_DISABLE_INT(eadc, u32Mask) ((eadc)->CTL &= ~((u32Mask) << EADC_CTL_ADCIEN0_Pos))
/hal_nuvoton-latest/m2l31x/StdDriver/inc/
Deadc.h204 #define EADC_ENABLE_INT(eadc, u32Mask) ((eadc)->CTL |= ((u32Mask) << EADC_CTL_ADCIEN0_Pos))
215 #define EADC_DISABLE_INT(eadc, u32Mask) ((eadc)->CTL &= ~((u32Mask) << EADC_CTL_ADCIEN0_Pos))
/hal_nuvoton-latest/m48x/Devices/M480/Include/
Deadc_reg.h767 #define EADC_CTL_ADCIEN0_Pos (2) /*!< EAD… macro
768 #define EADC_CTL_ADCIEN0_Msk (0x1ul << EADC_CTL_ADCIEN0_Pos) /*!< EAD…
/hal_nuvoton-latest/m46x/Devices/M460/Include/
Deadc_reg.h1281 #define EADC_CTL_ADCIEN0_Pos (2) /*!< EAD… macro
1282 #define EADC_CTL_ADCIEN0_Msk (0x1ul << EADC_CTL_ADCIEN0_Pos) /*!< EAD…
/hal_nuvoton-latest/m2l31x/Devices/M2L31/Include/
Deadc_reg.h1106 #define EADC_CTL_ADCIEN0_Pos (2) /*!< EAD… macro
1107 #define EADC_CTL_ADCIEN0_Msk (0x1ul << EADC_CTL_ADCIEN0_Pos) /*!< EAD…