Home
last modified time | relevance | path

Searched refs:USART_CTL2 (Results 1 – 16 of 16) sorted by relevance

/hal_gigadevice-latest/gd32l23x/standard_peripheral/source/
Dgd32l23x_usart.c313 USART_CTL2(usart_periph) &= ~(USART_CTL2_OVRD); in usart_overrun_enable()
326 USART_CTL2(usart_periph) |= USART_CTL2_OVRD; in usart_overrun_disable()
363 USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB); in usart_sample_bit_config()
364 USART_CTL2(usart_periph) |= osb; in usart_sample_bit_config()
615 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
629 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
717 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
731 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
745 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
759 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
[all …]
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_usart.c305 USART_CTL2(usart_periph) &= ~(USART_CTL2_OVRD); in usart_overrun_enable()
318 USART_CTL2(usart_periph) |= USART_CTL2_OVRD; in usart_overrun_disable()
355 USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB); in usart_sample_bit_config()
356 USART_CTL2(usart_periph) |= osb; in usart_sample_bit_config()
589 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
603 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
691 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
705 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
719 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
733 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
[all …]
/hal_gigadevice-latest/gd32a50x/standard_peripheral/source/
Dgd32a50x_usart.c305 USART_CTL2(usart_periph) &= ~(USART_CTL2_OVRD); in usart_overrun_enable()
318 USART_CTL2(usart_periph) |= USART_CTL2_OVRD; in usart_overrun_disable()
355 USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB); in usart_sample_bit_config()
356 USART_CTL2(usart_periph) |= osb; in usart_sample_bit_config()
568 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
582 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
670 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
684 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
698 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
712 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
[all …]
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_usart.c372 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
383 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
460 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
471 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
482 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
493 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
504 USART_CTL2(usart_periph) |= USART_CTL2_IREN; in usart_irda_mode_enable()
515 USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN); in usart_irda_mode_disable()
543 USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP); in usart_irda_lowpower_config()
544 USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp); in usart_irda_lowpower_config()
[all …]
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_usart.c474 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
485 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
562 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
573 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
584 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
595 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
632 USART_CTL2(usart_periph) |= USART_CTL2_IREN; in usart_irda_mode_enable()
643 USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN); in usart_irda_mode_disable()
671 USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP); in usart_irda_lowpower_config()
672 USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp); in usart_irda_lowpower_config()
[all …]
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_usart.c481 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
492 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
569 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
580 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
591 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
602 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
639 USART_CTL2(usart_periph) |= USART_CTL2_IREN; in usart_irda_mode_enable()
650 USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN); in usart_irda_mode_disable()
678 USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP); in usart_irda_lowpower_config()
679 USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp); in usart_irda_lowpower_config()
[all …]
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_usart.c356 USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB); in usart_sample_bit_config()
357 USART_CTL2(usart_periph) |= obsm; in usart_sample_bit_config()
526 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
537 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
614 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
625 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
636 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
647 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
684 USART_CTL2(usart_periph) |= USART_CTL2_IREN; in usart_irda_mode_enable()
695 USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN); in usart_irda_mode_disable()
[all …]
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_usart.c371 USART_CTL2(usart_periph) &= ~(USART_CTL2_OSB); in usart_sample_bit_config()
373 USART_CTL2(usart_periph) |= (USART_CTL2_OSB & obsm); in usart_sample_bit_config()
606 USART_CTL2(usart_periph) |= USART_CTL2_HDEN; in usart_halfduplex_enable()
625 USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN); in usart_halfduplex_disable()
751 USART_CTL2(usart_periph) |= USART_CTL2_SCEN; in usart_smartcard_mode_enable()
770 USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN); in usart_smartcard_mode_disable()
789 USART_CTL2(usart_periph) |= USART_CTL2_NKEN; in usart_smartcard_mode_nack_enable()
808 USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN); in usart_smartcard_mode_nack_disable()
870 USART_CTL2(usart_periph) |= USART_CTL2_IREN; in usart_irda_mode_enable()
889 USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN); in usart_irda_mode_disable()
[all …]
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_usart.h55 #define USART_CTL2(usartx) REG32((usartx) + (0x00000014U)) /*!< USART control register… macro
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_usart.h55 #define USART_CTL2(usartx) REG32((usartx) + 0x14U) /*!< USART control register 2 … macro
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_usart.h56 #define USART_CTL2(usartx) REG32((usartx) + 0x14U) /*!< USART control register 2 … macro
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_usart.h59 #define USART_CTL2(usartx) REG32((usartx) + 0x14U) /*!< USART control register 2 … macro
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_usart.h49 #define USART_CTL2(usartx) REG32((usartx) + 0x00000008U) /*!< USART control register 2 … macro
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_usart.h47 #define USART_CTL2(usartx) REG32((usartx) + 0x00000008U) /*!< USART control regis… macro
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_usart.h49 #define USART_CTL2(usartx) REG32((usartx) + 0x00000008U) /*!< USART control regis… macro
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_usart.h58 #define USART_CTL2(usartx) REG32((usartx) + 0x000000014U) /*!< USART control regi… macro