Home
last modified time | relevance | path

Searched refs:clock_control (Results 1 – 25 of 175) sorted by relevance

1234567

/Zephyr-latest/drivers/clock_control/
DKconfig29 source "drivers/clock_control/Kconfig.nrf"
31 source "drivers/clock_control/Kconfig.stm32"
33 source "drivers/clock_control/Kconfig.beetle"
35 source "drivers/clock_control/Kconfig.fixed"
37 source "drivers/clock_control/Kconfig.lpc11u6x"
39 source "drivers/clock_control/Kconfig.mcux_ccm"
41 source "drivers/clock_control/Kconfig.mcux_ccm_rev2"
43 source "drivers/clock_control/Kconfig.mcux_mcg"
45 source "drivers/clock_control/Kconfig.mcux_pcc"
47 source "drivers/clock_control/Kconfig.mcux_scg"
[all …]
Dclock_control_rv32m1_pcc.c15 LOG_MODULE_REGISTER(clock_control);
54 static DEVICE_API(clock_control, rv32m1_pcc_api) = {
Dclock_control_mcux_sim.c16 LOG_MODULE_REGISTER(clock_control);
106 static DEVICE_API(clock_control, mcux_sim_driver_api) = {
Dclock_control_sam_pmc.c19 LOG_MODULE_REGISTER(clock_control, CONFIG_CLOCK_CONTROL_LOG_LEVEL);
132 static DEVICE_API(clock_control, atmel_sam_clock_control_api) = {
Dclock_control_adsp.c27 static DEVICE_API(clock_control, cavs_clock_api) = {
Dclock_agilex.c38 static DEVICE_API(clock_control, clk_api) = {
Dclock_control_mcux_mcg.c58 static DEVICE_API(clock_control, mcux_mcg_driver_api) = {
Dclock_control_agilex5.c80 static DEVICE_API(clock_control, clock_api) = {
Dclock_control_fixed_rate.c52 static DEVICE_API(clock_control, fixed_rate_clk_api) = {
Dclock_control_mcux_scg_k4.c76 static DEVICE_API(clock_control, mcux_scg_driver_api) = {
Dclock_control_nxp_s32.c70 static DEVICE_API(clock_control, nxp_s32_clock_driver_api) = {
Dclock_control_si32_apb.c49 static DEVICE_API(clock_control, clock_control_si32_apb_api) = {
Dclock_control_si32_ahb.c47 static DEVICE_API(clock_control, clock_control_si32_ahb_api) = {
Dclock_control_mcux_ccm_rev2.c15 LOG_MODULE_REGISTER(clock_control);
329 static DEVICE_API(clock_control, mcux_ccm_driver_api) = {
Dclock_control_arm_scmi.c71 static DEVICE_API(clock_control, scmi_clock_api) = {
Dclock_control_silabs_series.c115 static DEVICE_API(clock_control, silabs_clock_control_api) = {
Dclock_control_ambiq.c122 static DEVICE_API(clock_control, ambiq_clock_driver_api) = {
Dclock_control_mcux_pcc.c106 static DEVICE_API(clock_control, mcux_pcc_api) = {
Dclock_control_renesas_ra_cgc.c84 static DEVICE_API(clock_control, clock_control_reneas_ra_api) = {
Dclock_control_max32.c97 static DEVICE_API(clock_control, max32_clkctrl_api) = {
/Zephyr-latest/tests/drivers/clock_control/clock_control_api/src/
Dtest_clock_control.c141 ZTEST(clock_control, test_on_off_status) in ZTEST() argument
216 ZTEST(clock_control, test_async_on) in ZTEST() argument
255 ZTEST(clock_control, test_async_on_stopped) in ZTEST() argument
281 ZTEST(clock_control, test_double_start) in ZTEST() argument
305 ZTEST(clock_control, test_double_stop) in ZTEST() argument
310 ZTEST_SUITE(clock_control, NULL, NULL, NULL, NULL, NULL);
/Zephyr-latest/include/zephyr/drivers/
Dclock_control.h78 typedef int (*clock_control)(const struct device *dev, typedef
103 clock_control on;
104 clock_control off;
/Zephyr-latest/drivers/pwm/
Dpwm_mcux_ctimer.c44 const struct device *clock_control; member
203 err = clock_control_get_rate(config->clock_control, config->clock_id, (uint32_t *)cycles); in mcux_ctimer_pwm_get_cycles_per_sec()
268 .clock_control = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(n)), \
/Zephyr-latest/modules/hal_nordic/nrf_802154/sl_opensource/platform/
Dnrf_802154_clock_zephyr.c18 #error No implementation to start or stop HFCLK due to missing clock_control.
/Zephyr-latest/doc/hardware/peripherals/
Dindex.rst18 clock_control.rst

1234567