Home
last modified time | relevance | path

Searched refs:STM32_SRC_PCLK (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32f0_clock.h29 #define STM32_SRC_PCLK (STM32_SRC_HSI48 + 1) macro
31 #define STM32_SRC_PLLCLK (STM32_SRC_PCLK + 1)
Dstm32wb_clock.h34 #define STM32_SRC_PCLK (STM32_SRC_HSE + 1) macro
36 #define STM32_SRC_PLL_P (STM32_SRC_PCLK + 1)
Dstm32wl_clock.h35 #define STM32_SRC_PCLK (STM32_SRC_MSI + 1) macro
37 #define STM32_SRC_PLL_P (STM32_SRC_PCLK + 1)
Dstm32u0_clock.h33 #define STM32_SRC_PCLK (STM32_SRC_HSE + 1) macro
35 #define STM32_SRC_PLL_P (STM32_SRC_PCLK + 1)
Dstm32f3_clock.h30 #define STM32_SRC_PCLK (STM32_SRC_HSI + 1) macro
32 #define STM32_SRC_PLLCLK (STM32_SRC_PCLK + 1)
Dstm32g4_clock.h35 #define STM32_SRC_PCLK (STM32_SRC_MSI + 1) macro
37 #define STM32_SRC_PLL_P (STM32_SRC_PCLK + 1)
Dstm32g0_clock.h32 #define STM32_SRC_PCLK (STM32_SRC_HSE + 1) macro
34 #define STM32_SRC_PLL_P (STM32_SRC_PCLK + 1)
Dstm32l4_clock.h33 #define STM32_SRC_PCLK (STM32_SRC_MSI + 1) macro
35 #define STM32_SRC_PLL_P (STM32_SRC_PCLK + 1)
Dstm32f7_clock.h39 #define STM32_SRC_PCLK (STM32_SRC_PLL_R + 1) macro
41 #define STM32_SRC_PLLI2S_R (STM32_SRC_PCLK + 1)
Dstm32l0_clock.h32 #define STM32_SRC_PCLK (STM32_SRC_HSI48 + 1) macro
Dstm32c0_clock.h30 #define STM32_SRC_PCLK (STM32_SRC_HSE + 1) macro
/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_common.c127 #if defined(STM32_SRC_PCLK) in enabled_clock()
128 case STM32_SRC_PCLK: in enabled_clock()
351 #if defined(STM32_SRC_PCLK) in stm32_clock_control_get_subsys_rate()
352 if (pclken->bus == STM32_SRC_PCLK) { in stm32_clock_control_get_subsys_rate()