Home
last modified time | relevance | path

Searched refs:STM32_HSE_FREQ (Results 1 – 14 of 14) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32f0_f3.c118 pll_input_freq = STM32_HSE_FREQ; in get_pllout_frequency()
129 pll_input_freq = STM32_HSE_FREQ; in get_pllout_frequency()
Dclock_stm32g4.c47 return STM32_HSE_FREQ; in get_pllsrc_frequency()
Dclock_stm32g0_u0.c48 return STM32_HSE_FREQ; in get_pllsrc_frequency()
Dclock_stm32l4_l5_wb_wl.c57 return STM32_HSE_FREQ; in get_pllsrc_frequency()
Dclock_stm32l0_l1.c54 return STM32_HSE_FREQ; in get_pllsrc_frequency()
Dclock_stm32_ll_u5.c64 return STM32_HSE_FREQ; in get_pllsrc_frequency()
83 return STM32_HSE_FREQ; in get_startup_frequency()
113 return STM32_HSE_FREQ; in get_sysclk_frequency()
278 *rate = STM32_HSE_FREQ; in stm32_clock_control_get_subsys_rate()
469 } else if (IS_ENABLED(STM32_PLL_SRC_HSE) && (MHZ(16) < STM32_HSE_FREQ)) { in set_epod_booster()
470 tmp = STM32_HSE_FREQ; in set_epod_booster()
Dclock_stm32f2_f4_f7.c46 return STM32_HSE_FREQ; in get_pllsrc_frequency()
Dclock_stm32_ll_wba.c142 return STM32_HSE_FREQ; in get_pllsrc_frequency()
263 *rate = STM32_HSE_FREQ / 2; in stm32_clock_control_get_subsys_rate()
265 *rate = STM32_HSE_FREQ; in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_h5.c59 return STM32_HSE_FREQ; in get_pllsrc_frequency()
78 return STM32_HSE_FREQ; in get_startup_frequency()
108 return STM32_HSE_FREQ; in get_sysclk_frequency()
263 *rate = STM32_HSE_FREQ; in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_h7.c62 #define PLLSRC_FREQ STM32_HSE_FREQ
86 #define SYSCLKSRC_FREQ STM32_HSE_FREQ
211 return STM32_HSE_FREQ; in get_pllsrc_frequency()
232 sysclk = STM32_HSE_FREQ; in get_hclk_frequency()
530 *rate = STM32_HSE_FREQ;
Dclock_stm32_ll_wb0.c426 sysclk = STM32_HSE_FREQ; in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_common.c476 *rate = STM32_HSE_FREQ; in stm32_clock_control_get_subsys_rate()
/Zephyr-latest/drivers/rtc/
Drtc_ll_stm32.c1068 #if STM32_HSE_FREQ % MHZ(1) != 0
1070 #elif STM32_HSE_FREQ < MHZ(16) && defined(LL_RCC_RTC_HSE_DIV_16)
1072 #define RTC_HSE_FREQUENCY (STM32_HSE_FREQ / 16)
1073 #elif STM32_HSE_FREQ < MHZ(32) && defined(LL_RCC_RTC_HSE_DIV_32)
1075 #define RTC_HSE_FREQUENCY (STM32_HSE_FREQ / 32)
1076 #elif STM32_HSE_FREQ < MHZ(64) && defined(LL_RCC_RTC_HSE_DIV_64)
1078 #define RTC_HSE_FREQUENCY (STM32_HSE_FREQ / 64)
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h402 #define STM32_HSE_FREQ DT_PROP(DT_NODELABEL(clk_hse), clock_frequency) macro
406 #define STM32_HSE_FREQ DT_PROP(DT_NODELABEL(clk_hse), clock_frequency) macro
412 #define STM32_HSE_FREQ DT_PROP(DT_NODELABEL(clk_hse), clock_frequency) macro
416 #define STM32_HSE_FREQ DT_PROP(DT_NODELABEL(clk_hse), clock_frequency) macro
418 #define STM32_HSE_FREQ 0 macro