Home
last modified time | relevance | path

Searched refs:SDMMC_SEL (Results 1 – 10 of 10) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/clock/
Dstm32f427_clock.h19 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 28, DCKCFGR_REG) macro
Dstm32l4_clock.h104 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 14, CCIPR2_REG) macro
Dstm32h7rs_clock.h103 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 2, D1CCIPR_REG) macro
Dstm32h7_clock.h106 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 16, D1CCIPR_REG) macro
Dstm32u5_clock.h117 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 14, CCIPR2_REG) macro
/Zephyr-latest/dts/arm/st/f4/
Dstm32f469.dtsi15 <&rcc STM32_SRC_SYSCLK SDMMC_SEL(1)>;
/Zephyr-latest/boards/st/stm32h747i_disco/
Dstm32h747i_disco_stm32h747xx_m7.dts233 <&rcc STM32_SRC_PLL2_R SDMMC_SEL(1)>;
/Zephyr-latest/dts/arm/st/u5/
Dstm32u5.dtsi757 <&rcc STM32_SRC_HSI48 SDMMC_SEL(0)>;
767 <&rcc STM32_SRC_HSI48 SDMMC_SEL(0)>;
/Zephyr-latest/dts/arm/st/h7/
Dstm32h7.dtsi1012 <&rcc STM32_SRC_PLL1_Q SDMMC_SEL(0)>;
1022 <&rcc STM32_SRC_PLL1_Q SDMMC_SEL(0)>;
/Zephyr-latest/dts/arm/st/l5/
Dstm32l5.dtsi401 <&rcc STM32_SRC_HSI48 SDMMC_SEL(0)>;