Searched refs:SDMMC_SEL (Results 1 – 10 of 10) sorted by relevance
/Zephyr-latest/include/zephyr/dt-bindings/clock/ |
D | stm32f427_clock.h | 19 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 28, DCKCFGR_REG) macro
|
D | stm32l4_clock.h | 104 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 14, CCIPR2_REG) macro
|
D | stm32h7rs_clock.h | 103 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 2, D1CCIPR_REG) macro
|
D | stm32h7_clock.h | 106 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 16, D1CCIPR_REG) macro
|
D | stm32u5_clock.h | 117 #define SDMMC_SEL(val) STM32_DOMAIN_CLOCK(val, 1, 14, CCIPR2_REG) macro
|
/Zephyr-latest/dts/arm/st/f4/ |
D | stm32f469.dtsi | 15 <&rcc STM32_SRC_SYSCLK SDMMC_SEL(1)>;
|
/Zephyr-latest/boards/st/stm32h747i_disco/ |
D | stm32h747i_disco_stm32h747xx_m7.dts | 233 <&rcc STM32_SRC_PLL2_R SDMMC_SEL(1)>;
|
/Zephyr-latest/dts/arm/st/u5/ |
D | stm32u5.dtsi | 757 <&rcc STM32_SRC_HSI48 SDMMC_SEL(0)>; 767 <&rcc STM32_SRC_HSI48 SDMMC_SEL(0)>;
|
/Zephyr-latest/dts/arm/st/h7/ |
D | stm32h7.dtsi | 1012 <&rcc STM32_SRC_PLL1_Q SDMMC_SEL(0)>; 1022 <&rcc STM32_SRC_PLL1_Q SDMMC_SEL(0)>;
|
/Zephyr-latest/dts/arm/st/l5/ |
D | stm32l5.dtsi | 401 <&rcc STM32_SRC_HSI48 SDMMC_SEL(0)>;
|