Home
last modified time | relevance | path

Searched refs:MT_DEVICE_nGnRnE (Results 1 – 20 of 20) sorted by relevance

/Zephyr-latest/soc/nxp/imx/imx8m/a53/
Dmmu_regions.c16 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
21 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
26 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
31 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
36 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
41 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
44 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
/Zephyr-latest/soc/intel/intel_socfpga/agilex5/
Dmmu_regions.c14 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_DEFAULT_SECURE_STATE),
25 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
30 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_DEFAULT_SECURE_STATE),
35 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_DEFAULT_SECURE_STATE),
40 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/nxp/imx/imx9/imx93/a55/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
19 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
22 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
26 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
30 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
33 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
36 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
41 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
/Zephyr-latest/soc/intel/intel_socfpga/agilex/
Dmmu_regions.c17 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
22 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
27 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
32 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
37 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/nxp/imx/imx9/imx95/a55/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
19 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
22 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
25 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
/Zephyr-latest/soc/arm/fvp_aemv8a/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/xen/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
/Zephyr-latest/soc/arm/qemu_cortex_a53/
Dmmu_regions.c16 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
21 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/arm/qemu_virt_arm64/
Dmmu_regions.c16 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
21 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/brcm/bcm2711/
Dmmu_regions.c14 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
19 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/brcm/bcm2712/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/nxp/layerscape/ls1046a/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/renesas/rcar/rcar_gen3/
Dmmu_regions.c14 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
19 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
/Zephyr-latest/soc/renesas/rcar/rcar_gen4/a55/
Dmmu_regions.c14 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
19 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
/Zephyr-latest/soc/rockchip/rk3399/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_DEFAULT_SECURE_STATE),
/Zephyr-latest/soc/rockchip/rk3568/
Dmmu_regions.c17 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_NS),
22 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_NS),
/Zephyr-latest/soc/ti/k3/am6x/a53/
Dmmu_regions.c16 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
21 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
/Zephyr-latest/soc/brcm/bcmvk/viper/a72/
Dmmu_regions.c20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_SECURE),
24 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_SECURE),
/Zephyr-latest/include/zephyr/arch/arm64/
Darm_mmu.h22 #define MT_DEVICE_nGnRnE 0U macro
29 #define MEMORY_ATTRIBUTES ((0x00 << (MT_DEVICE_nGnRnE * 8)) | \
/Zephyr-latest/arch/arm64/core/
Dmmu.c698 case MT_DEVICE_nGnRnE: in get_region_desc()
1072 entry_flags |= MT_DEVICE_nGnRnE; in __arch_mem_map()