Home
last modified time | relevance | path

Searched refs:HPSRAM_REGS (Results 1 – 4 of 4) sorted by relevance

/Zephyr-latest/soc/intel/intel_adsp/ace/
Dsram.c24 HPSRAM_REGS(idx)->HSxPGCTL = 0; in hp_sram_init()
25 HPSRAM_REGS(idx)->HSxRMCTL = IS_ENABLED(CONFIG_SRAM_RETENTION_MODE); in hp_sram_init()
28 while (HPSRAM_REGS(idx)->HSxPGISTS != 0) { in hp_sram_init()
/Zephyr-latest/soc/intel/intel_adsp/cavs/include/cavs25/
Dadsp_memory.h94 #define HPSRAM_REGS(block_idx) ((volatile struct cavs_hpsram_regs *const) \ macro
/Zephyr-latest/drivers/mm/
Dmm_drv_intel_adsp_mtl_tlb.c145 HPSRAM_REGS(bank_idx)->HSxPGCTL = !enable; in sys_mm_drv_hpsram_pwr()
148 while (HPSRAM_REGS(bank_idx)->HSxPGISTS == enable) { in sys_mm_drv_hpsram_pwr()
912 HPSRAM_REGS(bank_idx)->HSxPGCTL = 0; in adsp_mm_restore_context()
913 while (HPSRAM_REGS(bank_idx)->HSxPGISTS == 1) { in adsp_mm_restore_context()
/Zephyr-latest/soc/intel/intel_adsp/ace/include/
Dadsp_memory.h169 #define HPSRAM_REGS(block_idx) ((volatile struct ace_hpsram_regs *const) \ macro