Home
last modified time | relevance | path

Searched full:x10 (Results 1 – 25 of 474) sorted by relevance

12345678910>>...19

/Zephyr-Core-3.5.0/boards/arm/mm_feather/
Dmmfeather_sdram_ini_dcd.c124 0x40, 0x1F, 0x80, 0xB0, 0x00, 0x00, 0x00, 0x10,
130 0x40, 0x1F, 0x82, 0x04, 0x00, 0x01, 0x10, 0xF9,
132 0x40, 0x1F, 0x82, 0x08, 0x00, 0x01, 0x10, 0xF9,
134 0x40, 0x1F, 0x82, 0x0C, 0x00, 0x01, 0x10, 0xF9,
136 0x40, 0x1F, 0x82, 0x10, 0x00, 0x01, 0x10, 0xF9,
138 0x40, 0x1F, 0x82, 0x14, 0x00, 0x01, 0x10, 0xF9,
140 0x40, 0x1F, 0x82, 0x18, 0x00, 0x01, 0x10, 0xF9,
142 0x40, 0x1F, 0x82, 0x1C, 0x00, 0x01, 0x10, 0xF9,
144 0x40, 0x1F, 0x82, 0x20, 0x00, 0x01, 0x10, 0xF9,
146 0x40, 0x1F, 0x82, 0x24, 0x00, 0x01, 0x10, 0xF9,
[all …]
/Zephyr-Core-3.5.0/boards/arm/mm_swiftio/
Dmmswiftio_sdram_ini_dcd.c124 0x40, 0x1F, 0x80, 0xB0, 0x00, 0x00, 0x00, 0x10,
130 0x40, 0x1F, 0x82, 0x04, 0x00, 0x01, 0x10, 0xF9,
132 0x40, 0x1F, 0x82, 0x08, 0x00, 0x01, 0x10, 0xF9,
134 0x40, 0x1F, 0x82, 0x0C, 0x00, 0x01, 0x10, 0xF9,
136 0x40, 0x1F, 0x82, 0x10, 0x00, 0x01, 0x10, 0xF9,
138 0x40, 0x1F, 0x82, 0x14, 0x00, 0x01, 0x10, 0xF9,
140 0x40, 0x1F, 0x82, 0x18, 0x00, 0x01, 0x10, 0xF9,
142 0x40, 0x1F, 0x82, 0x1C, 0x00, 0x01, 0x10, 0xF9,
144 0x40, 0x1F, 0x82, 0x20, 0x00, 0x01, 0x10, 0xF9,
146 0x40, 0x1F, 0x82, 0x24, 0x00, 0x01, 0x10, 0xF9,
[all …]
/Zephyr-Core-3.5.0/drivers/sensor/icm42605/
Dicm42605_reg.h78 #define REG_GYRO_CONFIG_STATIC7 0x10
154 #define BIT_GYR_AVG_FLT_RATE_8KHZ 0x10
166 #define BIT_ACC_UI_FILT_ODR_IND_3 0x10
180 #define BIT_IDLE 0x10
194 #define BIT_S4S_RESTART 0x10
201 #define BIT_SENS_DATA_BIG_ENDIAN 0x10
210 #define BIT_ACCEL_AFSR_MODE_HFS 0x10
223 #define BIT_FIFO_HIRES_EN 0x10
228 #define BIT_INT_ASY_RST_DISABLE 0x10
235 #define BIT_INT_RESET_DONE_INT1_EN 0x10
[all …]
/Zephyr-Core-3.5.0/tests/drivers/gpio/gpio_reserved_ranges/boards/
Dnative_posix.overlay17 reg = < 0xdeadbeef 0x10>;
29 reg = < 0xabcd1234 0x10>;
39 reg = < 0x1234 0x10 >;
50 reg = < 0x5678 0x10 >;
61 reg = < 0x8765 0x10 >;
72 reg = < 0x3210 0x10 >;
/Zephyr-Core-3.5.0/include/zephyr/drivers/mm/
Drat.h18 #define RAT_CTRL(base_addr, i) (base_addr + 0x20 + 0x10 * (i))
19 #define RAT_BASE(base_addr, i) (base_addr + 0x24 + 0x10 * (i))
20 #define RAT_TRANS_L(base_addr, i) (base_addr + 0x28 + 0x10 * (i))
21 #define RAT_TRANS_H(base_addr, i) (base_addr + 0x2C + 0x10 * (i))
/Zephyr-Core-3.5.0/dts/riscv/ite/
Dit81xx2.dtsi67 0x02 0x02 0x10 0x0C >;
94 0x01 0x80 0x40 0x10 >;
104 func3-en-mask = <0 0 0 0x10
105 0 0x10 0 0x02 >;
112 volt-sel-mask = <0x80 0x20 0x10 0
132 0x40 0x10 0x20 0x40 >;
151 0x04 0x08 0x10 0x08 >;
162 0 0 0x10 0x10 >;
169 volt-sel-mask = <0x10 0x20 0x04 0x02
180 func3-en-mask = <0x20 0x08 0x10 0
[all …]
/Zephyr-Core-3.5.0/dts/arm/nuvoton/npcx/npcx9/
Dnpcx9-alts-map.dtsi46 alts = <&scfg 0x10 0x4 0>;
49 alts = <&scfg 0x10 0x5 0>;
52 alts = <&scfg 0x10 0x6 0>;
55 alts = <&scfg 0x10 0x7 0>;
/Zephyr-Core-3.5.0/drivers/display/
Ddisplay_st7789v.h14 #define ST7789V_CMD_SLEEP_IN 0x10
33 #define ST7789V_MADCTL_ML 0x10
57 #define ST7789V_LCMCTRL_XINV 0x10
/Zephyr-Core-3.5.0/tests/misc/print_format/
Dtestcase.yaml26 - "x10"
30 - "X10"
/Zephyr-Core-3.5.0/dts/xtensa/intel/
Dintel_adsp_cavs20_jsl.dtsi102 reg = <0x78800 0x10>;
111 reg = <0x78810 0x10>;
120 reg = <0x78820 0x10>;
129 reg = <0x78830 0x10>;
132 interrupts = <0x10 0 0>;
Dintel_adsp_cavs18.dtsi122 reg = <0x78800 0x10>;
131 reg = <0x78810 0x10>;
140 reg = <0x78820 0x10>;
149 reg = <0x78830 0x10>;
152 interrupts = <0x10 0 0>;
Dintel_adsp_cavs20.dtsi123 reg = <0x78800 0x10>;
132 reg = <0x78810 0x10>;
141 reg = <0x78820 0x10>;
150 reg = <0x78830 0x10>;
153 interrupts = <0x10 0 0>;
/Zephyr-Core-3.5.0/drivers/ieee802154/
Dieee802154_cc1200_rf.h91 0x10,
118 0x10,
202 0x10,
229 0x10,
313 0x10,
340 0x10,
/Zephyr-Core-3.5.0/drivers/ethernet/
Deth_stellaris_priv.h28 #define BIT_MACRCTL_RSTFIFO 0x10
34 #define BIT_MACTCTL_DUPLEX 0x10
47 #define BIT_MACRIS_RXER 0x10
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/matrix/src/
Dunary_q7.pat8 0xFC, 0x08, 0x10, 0x05, 0xFF, 0xFB, 0xF0, 0xEC,
18 0xF4, 0x0B, 0x10, 0x06, 0x06, 0x0A, 0xFF, 0xFF,
22 0xFF, 0x06, 0x07, 0x10, 0xF9, 0xFB, 0x01, 0x03,
58 0xFC, 0x01, 0x02, 0x10, 0x00, 0x01, 0xF5, 0xFE,
69 0x10, 0xEF, 0xF1, 0xFD, 0x11, 0xFF, 0x0D, 0xEF,
75 0x0C, 0x10, 0xF6, 0xF2, 0x08, 0x01, 0xF7, 0x05,
78 0x10, 0x00, 0x0D, 0xFC, 0x03, 0x16, 0xFC, 0x03,
82 0x10, 0xFC, 0x03, 0xEB, 0xFE, 0xE4, 0x07, 0xFD,
83 0x01, 0x0F, 0xEE, 0xF9, 0x0D, 0x06, 0x10, 0x0F,
89 0x01, 0x02, 0xFB, 0x10, 0x0D, 0xFC, 0xFB, 0x02,
[all …]
Dbinary_q7.pat10 0x10, 0x11, 0x0F, 0x13, 0xC9, 0xEF, 0x1C, 0xCB,
14 0x08, 0xED, 0x06, 0x10, 0x26, 0x3D, 0xF0, 0xFC,
37 0x23, 0x09, 0x10, 0xEB, 0xCA, 0x1D, 0xD4, 0x2F,
39 0x10, 0xF7, 0xB2, 0xF0, 0x07, 0xCD, 0xF0, 0x35,
40 0xF8, 0x00, 0xEF, 0xE2, 0x45, 0x36, 0x10, 0xF7,
64 0xE9, 0xDC, 0xF2, 0x0D, 0x10, 0xF8, 0xE3, 0x28,
69 0xDF, 0xC6, 0x0E, 0x10, 0xC3, 0x2E, 0x26, 0xEB,
70 0xCD, 0xEA, 0x06, 0x0E, 0x25, 0x10, 0xFF, 0xEC,
86 0x41, 0x36, 0xF5, 0xC8, 0x10, 0x18, 0x1A, 0x0F,
111 0xB3, 0xE7, 0x27, 0xFD, 0x10, 0xE6, 0x09, 0x52,
[all …]
/Zephyr-Core-3.5.0/samples/modules/tflite-micro/hello_world/src/
Dmodel.cpp32 0x1c, 0x00, 0x18, 0x00, 0x14, 0x00, 0x10, 0x00, 0x0c, 0x00, 0x00, 0x00,
37 0x10, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00, 0x28, 0x00, 0x00, 0x00,
56 0x10, 0x00, 0x00, 0x00, 0x31, 0x2e, 0x35, 0x2e, 0x30, 0x00, 0x00, 0x00,
59 0x04, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x21, 0xa5, 0x8b, 0xca,
84 0x10, 0x00, 0x00, 0x00, 0x75, 0x1c, 0x11, 0xe1, 0x0c, 0x81, 0xa5, 0x42,
104 0x10, 0x00, 0x0c, 0x00, 0x08, 0x00, 0x04, 0x00, 0x0e, 0x00, 0x00, 0x00,
110 0x10, 0x00, 0x00, 0x00, 0x14, 0x00, 0x00, 0x00, 0x04, 0x00, 0x04, 0x00,
113 0x01, 0x00, 0x00, 0x00, 0xca, 0xff, 0xff, 0xff, 0x10, 0x00, 0x00, 0x00,
114 0x00, 0x00, 0x00, 0x08, 0x10, 0x00, 0x00, 0x00, 0x14, 0x00, 0x00, 0x00,
118 0x16, 0x00, 0x00, 0x00, 0x10, 0x00, 0x0c, 0x00, 0x0b, 0x00, 0x04, 0x00,
[all …]
/Zephyr-Core-3.5.0/soc/arc/snps_emsk/
Dsoc_config.c22 sys_write32(0, DT_REG_ADDR(DT_INST(0, ns16550))+0x10); in uart_ns16550_init()
26 sys_write32(0, DT_REG_ADDR(DT_INST(1, ns16550))+0x10); in uart_ns16550_init()
/Zephyr-Core-3.5.0/drivers/serial/
Duart_miv.c62 #define StatusReg_REG_OFFSET 0x10
64 #define STATUS_REG_OFFSET 0x10
67 #define STATUS_TXRDY_OFFSET 0x10
72 #define STATUS_RXFULL_OFFSET 0x10
77 #define STATUS_PARITYERR_OFFSET 0x10
82 #define STATUS_OVERFLOW_OFFSET 0x10
87 #define STATUS_FRAMERR_OFFSET 0x10
88 #define STATUS_FRAMERR_MASK 0x10
/Zephyr-Core-3.5.0/subsys/fb/
Dcfb_fonts.c75 0x70, 0x10,
76 0x88, 0x10,
87 0x88, 0x10,
102 0x88, 0x10,
106 0x00, 0x10,
153 0x10, 0x00,
159 0x10, 0x00,
218 0x00, 0x10,
233 0x08, 0x10,
234 0x08, 0x10,
[all …]
/Zephyr-Core-3.5.0/drivers/interrupt_controller/
Dintc_loapic.c221 * It's assumed that LVTs are spaced by 0x10 bytes in z_loapic_int_vec_set()
227 x86_write_loapic(LOAPIC_TIMER + (irq * 0x10), in z_loapic_int_vec_set()
228 (x86_read_loapic(LOAPIC_TIMER + (irq * 0x10)) & in z_loapic_int_vec_set()
253 x86_write_loapic(LOAPIC_TIMER + (irq * 0x10), in z_loapic_irq_enable()
254 x86_read_loapic(LOAPIC_TIMER + (irq * 0x10)) & in z_loapic_irq_enable()
279 x86_write_loapic(LOAPIC_TIMER + (irq * 0x10), in z_loapic_irq_disable()
280 x86_read_loapic(LOAPIC_TIMER + (irq * 0x10)) | in z_loapic_irq_disable()
322 pReg = x86_read_loapic(LOAPIC_ISR + (block * 0x10)); in z_irq_controller_isr_vector_get()
349 lvt = x86_read_loapic(LOAPIC_TIMER + (loapic_irq * 0x10)); in loapic_suspend()
/Zephyr-Core-3.5.0/arch/arm64/core/
Dcoredump.c31 uint64_t x10; member
84 arch_blk.r.x10 = esf->x10; in arch_coredump_info_dump()
/Zephyr-Core-3.5.0/tests/modules/uoscore/src/oscore_testvector_tests/
Doscore_test_vectors.h18 0x0d, 0x0e, 0x0f, 0x10 };
50 0xb4, 0xf9, 0x87, 0x10 };
60 0xff, 0x61, 0x2f, 0x10, 0x92, 0xf1, 0x77,
71 0x0d, 0x0e, 0x0f, 0x10 };
96 0xff, 0x61, 0x2f, 0x10, 0x92, 0xf1, 0x77,
130 0x0d, 0x0e, 0x0f, 0x10 };
168 0x0d, 0x0e, 0x0f, 0x10 };
195 0xe9, 0x10, 0xc5, 0x2e, 0x99, 0xf9 };
206 0x0d, 0x0e, 0x0f, 0x10 };
246 0x0d, 0x0e, 0x0f, 0x10 };
[all …]
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/filtering/src/
Dmisc_q7.pat26 0x4B, 0x10, 0xF7, 0x1F, 0x00, 0xBC, 0x00, 0xEC,
43 0xF0, 0x31, 0x19, 0x12, 0x0C, 0xE4, 0xE2, 0x10,
63 0x0F, 0xE1, 0x10, 0xB7, 0x2A, 0xEE, 0x3E, 0x0D,
73 0xE7, 0x01, 0xE1, 0x90, 0x45, 0x10, 0xD8, 0x15,
405 0xA6, 0x02, 0x7F, 0x1B, 0x10, 0xEB, 0x25, 0xA7,
410 0x0F, 0xEE, 0xC1, 0x9A, 0x8F, 0xF5, 0x1C, 0x10,
416 0xA6, 0x02, 0x7F, 0x1B, 0x10, 0xEB, 0x25, 0xA7,
427 0xA6, 0x02, 0x7F, 0x1B, 0x10, 0xEB, 0x25, 0xA7,
438 0xA6, 0x02, 0x7F, 0x1B, 0x10, 0xEB, 0x25, 0xA7,
449 0xA6, 0x02, 0x7F, 0x1B, 0x10, 0xEB, 0x25, 0xA7,
[all …]
/Zephyr-Core-3.5.0/tests/bluetooth/bt_crypto/src/
Dtest_bt_crypto.c24 0xdf, 0x4f, 0x9b, 0x17, 0xad, 0x2b, 0x41, 0x7b, 0xe6, 0x6c, 0x37, 0x10}; in ZTEST()
72 0xb4, 0x13, 0x6b, 0x79, 0x99, 0x9b, 0x7d, 0x39, 0x0a, 0xa6, 0x10, in ZTEST()
73 0x10, 0x34, 0x05, 0xad, 0xc8, 0x57, 0xa3, 0x34, 0x02, 0xec}; in ZTEST()
136 uint8_t w[16] = {0x9b, 0x7d, 0x39, 0x0a, 0xa6, 0x10, 0x10, 0x34, in ZTEST()
152 uint8_t w[16] = {0x9b, 0x7d, 0x39, 0x0a, 0xa6, 0x10, 0x10, 0x34, in ZTEST()
165 uint8_t k[16] = {0x9b, 0x7d, 0x39, 0x0a, 0xa6, 0x10, 0x10, 0x34, in ZTEST()

12345678910>>...19