Home
last modified time | relevance | path

Searched +full:sector +full:- +full:0 +full:a +full:- +full:pages (Results 1 – 21 of 21) sorted by relevance

/Zephyr-latest/dts/bindings/mtd/
Datmel,at45.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: [spi-device.yaml]
11 jedec-id:
12 type: uint8-array
21 sector-size:
24 description: Flash sector size in bytes.
26 sector-0a-pages:
31 than the consecutive ones. Usually, the first sector is marked as 0a
32 and has its size equal to eight pages (one block) and the second one
33 (usually 0b) is the complement to the size of a regular sector.
[all …]
/Zephyr-latest/tests/drivers/build_all/flash/
Dspi.dtsi3 * SPDX-License-Identifier: Apache-2.0
6 at45@0 {
8 reg = <0x0>;
10 spi-max-frequency = <5000000>;
11 jedec-id = [00 11 22];
13 sector-size = <1>;
14 sector-0a-pages = <1>;
15 block-size = <1>;
16 page-size = <1>;
19 spi-nor@1 {
[all …]
/Zephyr-latest/subsys/fs/
DKconfig.fatfs4 # SPDX-License-Identifier: Apache-2.0
19 bool "Read-only support for all volumes"
22 Select this when using FAT for read-only access to slightly
42 a volume if no file system is found.
47 disk can be detached from a device and recovered using other
50 prior to connecting to a device, otherwise it will not be
61 formatting new FAT system to a device.
78 FIL is defined in ff.h of ELM FAT driver, and is pre-allocated
79 at compile-time.
88 DIR is defined in ff.h of ELM FAT driver, and is pre-allocated
[all …]
Dlittlefs_fs.c5 * SPDX-License-Identifier: Apache-2.0
44 #define LFS_FILEP(fp) (&((struct lfs_file_data *)(fp->filep))->file)
57 * internals than set by user, but we do not have a way to do so now.
61 #if (CONFIG_FS_LITTLEFS_FC_HEAP_SIZE - 0) <= 0
62 BUILD_ASSERT((CONFIG_FS_LITTLEFS_HEAP_PER_ALLOC_OVERHEAD_SIZE % 8) == 0);
63 /* Auto-generate heap size from cache size and number of files */
93 k_mutex_lock(&fs->mutex, K_FOREVER); in fs_lock()
98 k_mutex_unlock(&fs->mutex); in fs_unlock()
103 if (error >= 0) { in lfs_to_errno()
110 return -EIO; in lfs_to_errno()
[all …]
/Zephyr-latest/boards/seagate/legend/
Dlegend.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <st/f0/stm32f070cbtx-pinctrl.dtsi>
10 #include <zephyr/dt-bindings/led/led.h>
11 #include <zephyr/dt-bindings/led/seagate_legend_b1414.h>
12 #include <zephyr/dt-bindings/input/input-event-codes.h>
17 zephyr,shell-uart = &usart1;
24 led-strip = &led_strip_spi;
27 board_id: brd-id {
28 compatible = "gpio-keys";
[all …]
/Zephyr-latest/include/zephyr/storage/
Dflash_map.h2 * Copyright (c) 2017-2024 Nordic Semiconductor ASA
6 * SPDX-License-Identifier: Apache-2.0
22 * @version 1.0.0
51 * This structure represents a fixed-size partition on a flash device.
71 * @brief Structure for transfer flash sector boundaries
77 /** Sector offset from the beginning of the flash device */
79 /** Sector size in bytes */
87 * This is used to pass data to be used to check flash integrity using SHA-256
99 * Verify flash memory length bytes integrity from a flash area. The start
105 * @return 0 on success, negative errno code on fail
[all …]
/Zephyr-latest/drivers/flash/
Dflash_sam.c5 * SPDX-License-Identifier: Apache-2.0
9 * This driver defines a page as the erase_block_size.
10 * This driver defines a write page as defined by the flash controller
11 * This driver defines a section as a contiguous array of bytes
57 if (offset < 0) { in sam_flash_validate_offset_len()
70 return (value & (alignment - 1)) == 0; in sam_flash_aligned()
80 Efc *regs = config->regs; in sam_flash_mask_ready_interrupt()
82 regs->EEFC_FMR &= ~EEFC_FMR_FRDY; in sam_flash_mask_ready_interrupt()
87 Efc *regs = config->regs; in sam_flash_unmask_ready_interrupt()
89 regs->EEFC_FMR |= EEFC_FMR_FRDY; in sam_flash_unmask_ready_interrupt()
[all …]
Dflash_ifx_cat1_qspi.c5 * SPDX-License-Identifier: Apache-2.0
9 #define SOC_NV_FLASH_NODE DT_PARENT(DT_INST(0, fixed_partitions))
37 .erase_value = 0xFF,
40 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_read_cmd = {0};
42 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_write_en_cmd = {0};
44 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_write_dis_cmd = {0};
46 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_erase_cmd = {0};
48 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_chip_erase_cmd = {0};
50 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_program_cmd = {0};
52 cy_stc_smif_mem_cmd_t sfdp_slave_slot_0_read_sts_reg_qe_cmd = {0};
[all …]
Dflash_stm32wbx.c5 * SPDX-License-Identifier: Apache-2.0
30 * Up to 255 4K pages
39 if (regs->ACR & FLASH_ACR_DCEN) { in flush_cache()
40 regs->ACR &= ~FLASH_ACR_DCEN; in flush_cache()
44 regs->ACR |= FLASH_ACR_DCRST; in flush_cache()
45 regs->ACR &= ~FLASH_ACR_DCRST; in flush_cache()
46 regs->ACR |= FLASH_ACR_DCEN; in flush_cache()
49 if (regs->ACR & FLASH_ACR_ICEN) { in flush_cache()
50 regs->ACR &= ~FLASH_ACR_ICEN; in flush_cache()
55 regs->ACR |= FLASH_ACR_ICRST; in flush_cache()
[all …]
Dflash_andes_qspi.c4 * SPDX-License-Identifier: Apache-2.0
27 #define ANDES_ACCESS_ADDRESSED BIT(0)
29 /* Indicates that an access command is performing a write. If not
30 * provided access is a read.
35 flash_andes_qspi_access(dev, opcode, 0, 0, dest, length)
40 flash_andes_qspi_access(dev, opcode, ANDES_ACCESS_WRITE, 0, NULL, 0)
93 const struct flash_andes_qspi_data *dev_data = dev->data; in dev_erase_types()
95 return dev_data->erase_types; in dev_erase_types()
102 const struct flash_andes_qspi_data *dev_data = dev->data; in dev_flash_size()
104 return dev_data->flash_size; in dev_flash_size()
[all …]
Dnrf_qspi_nor.c2 * Copyright (c) 2019-2024, Nordic Semiconductor ASA
4 * SPDX-License-Identifier: Apache-2.0
36 /* A counter to control QSPI deactivation. */
39 /* A flag that signals completed transfer when threads are
63 /* instance 0 flash size in bytes */
64 #if DT_INST_NODE_HAS_PROP(0, size_in_bytes)
65 #define INST_0_BYTES (DT_INST_PROP(0, size_in_bytes))
66 #elif DT_INST_NODE_HAS_PROP(0, size)
67 #define INST_0_BYTES (DT_INST_PROP(0, size) / 8)
69 #error "No size specified. 'size' or 'size-in-bytes' must be set"
[all …]
Dflash_stm32_xspi.c4 * SPDX-License-Identifier: Apache-2.0
23 #include <zephyr/dt-bindings/flash_controller/xspi.h>
33 #define STM32_XSPI_NODE DT_INST_PARENT(0)
41 #define STM32_XSPI_BASE_ADDRESS DT_INST_REG_ADDR(0)
43 #define STM32_XSPI_RESET_GPIO DT_INST_NODE_HAS_PROP(0, reset_gpios)
59 struct flash_stm32_xspi_data *dev_data = dev->data; in xspi_lock_thread()
61 k_sem_take(&dev_data->sem, K_FOREVER); in xspi_lock_thread()
66 struct flash_stm32_xspi_data *dev_data = dev->data; in xspi_unlock_thread()
68 k_sem_give(&dev_data->sem); in xspi_unlock_thread()
73 struct flash_stm32_xspi_data *dev_data = dev->data; in xspi_send_cmd()
[all …]
Dspi_nor.c2 * Copyright (c) 2018 Savoir-Faire Linux.
8 * SPDX-License-Identifier: Apache-2.0
33 * * When CSn is asserted (during a SPI operation) the device is
35 * * When CSn is deasserted the device enters a standby mode.
36 * * Some devices support a Deep Power-Down mode which reduces current
41 * * PM_DEVICE_STATE_SUSPENDED corresponds to deep-power-down mode;
46 #define SPI_NOR_3B_ADDR_MAX 0xFFFFFF
60 #define ACTIVE_DWELL_MS 0
63 #define DEV_CFG(_dev_) ((const struct spi_nor_config * const) (_dev_)->config)
66 /* MXICY Low-power/high perf mode is second bit in configuration register 2 */
[all …]
Dflash_stm32_ospi.c5 * SPDX-License-Identifier: Apache-2.0
20 #include <zephyr/dt-bindings/flash_controller/ospi.h>
32 #define STM32_OSPI_NODE DT_INST_PARENT(0)
43 #define STM32_OSPI_BASE_ADDRESS DT_INST_REG_ADDR(0)
45 #define STM32_OSPI_RESET_GPIO DT_INST_NODE_HAS_PROP(0, reset_gpios)
60 /* Valid range is [0, 255] */
61 #define STM32_OSPI_CLOCK_PRESCALER_MIN 0U
79 #define SPI_NOR_WRITEOC_NONE 0xFF
152 #if DT_NODE_HAS_PROP(DT_INST(0, st_stm32_ospi_nor), sfdp_bfp)
153 uint8_t sfdp_bfp[DT_INST_PROP_LEN(0, sfdp_bfp)];
[all …]
Dflash_stm32_qspi.c6 * SPDX-License-Identifier: Apache-2.0
27 #if DT_INST_NODE_HAS_PROP(0, spi_bus_width) && \
28 DT_INST_PROP(0, spi_bus_width) == 4
31 #define STM32_QSPI_USE_QUAD_IO 0
35 #define STM32_QSPI_BASE_ADDRESS DT_INST_REG_ADDR(0)
37 #define STM32_QSPI_RESET_GPIO DT_INST_NODE_HAS_PROP(0, reset_gpios)
38 #define STM32_QSPI_RESET_CMD DT_INST_PROP(0, reset_cmd)
52 #define STM32_QSPI_UNKNOWN_MODE (0xFF)
54 #define STM32_QSPI_USE_DMA DT_NODE_HAS_PROP(DT_INST_PARENT(0), dmas)
58 /* In dual-flash mode, total size is twice the size of one flash component */
[all …]
/Zephyr-latest/doc/releases/
Drelease-notes-4.0.rst3 .. _zephyr_4.0:
5 Zephyr 4.0.0
8 We are pleased to announce the release of Zephyr version 4.0.0.
13 A newly introduced :ref:`secure storage<secure_storage>` subsystem allows the use of the
15 is now the standard way to provide device-specific protection to data at rest. (:github:`76222`)
18 :ref:`ZMS <zms_api>` is a new key-value storage subsystem compatible with all non-volatile storage
23 A new :ref:`comparator<comparator_api>` device driver subsystem for analog comparators has been
25 runtime configuration through vendor specific APIs. Initially the :dtcompatible:`nordic,nrf-comp`,
26 :dtcompatible:`nordic,nrf-lpcomp` and :dtcompatible:`nxp,kinetis-acmp` are supported.
29 It is now possible to interact with stepper motors using a standard API thanks to the new
[all …]
Drelease-notes-2.3.rst5 Zephyr 2.3.0
8 We are pleased to announce the release of Zephyr RTOS version 2.3.0.
12 * A new Zephyr CMake package has been introduced, reducing the need for
14 * A new Devicetree API, based on hierarchical macros, has been introduced. This
15 new API allows the C code to access virtually all nodes and properties in a
18 with future support for features like 64-bit and absolute timeouts in mind
19 * A new k_heap/sys_heap heap allocator has been introduced, with much better
21 * Zephyr now integrates with the TF-M (Trusted Firmware M) PSA-compliant
24 * The CMSIS-DSP library is now included and integrated
33 * CVE-2020-10022: UpdateHub Module Copies a Variable-Sized Hash String
[all …]
Drelease-notes-2.0.rst3 .. _zephyr_2.0:
5 Zephyr 2.0.0
8 We are pleased to announce the release of Zephyr RTOS version 2.0.0.
12 * The kernel now supports both 32- and 64-bit architectures.
14 exchanges network packets between a client and server through a proxy server.
15 * Introduced support for 6LoCAN, a 6Lo adaption layer for Controller Area
17 * We added support for :ref:`Point-to-Point Protocol (PPP) <ppp>`. PPP is a
18 data link layer (layer 2) communications protocol used to establish a direct
20 * We added support for UpdateHub, an end-to-end solution for large scale
21 over-the-air device updates.
[all …]
Drelease-notes-1.14.rst17 * CVE-2020-10066
18 * CVE-2020-10069
19 * CVE-2020-13601
20 * CVE-2020-13602
28 These GitHub issues were addressed since the previous 1.14.0 tagged
32 * :github:`issuenumber` - issue title
34 * :github:`18334` - DNS resolution is broken for some addresses in master/2.0-pre
35 * :github:`19917` - Bluetooth: Controller: Missing LL_ENC_RSP after HCI LTK Negative Reply
36 * :github:`21107` - LL_ASSERT and 'Imprecise data bus error' in LL Controller
37 * :github:`21257` - tests/net/net_pkt failed on mimxrt1050_evk board.
[all …]
Drelease-notes-3.2.rst5 Zephyr 3.2.0
8 We are pleased to announce the release of Zephyr version 3.2.0.
13 * Added support for :ref:`bin-blobs` (also see :ref:`west-blobs`).
15 * Converted all supported boards from ``pinmux`` to :ref:`pinctrl-guide`.
31 * CVE-2022-2993: Under embargo until 2022-11-03
33 * CVE-2022-2741: Under embargo until 2022-10-14
56 This definition can be used by third-party code to compile code conditional
58 Therefore, any third-party code integrated using the Zephyr build system will
91 changed from ``-ENETDOWN`` to ``-ENETUNREACH``. A return value of ``-ENETDOWN`` now indicates
95 allow distinguishing between an out of range bitrate/sample point, an unsupported bitrate, and a
[all …]
/Zephyr-latest/subsys/usb/device_next/class/
Dusbd_msc_scsi.c4 * SPDX-License-Identifier: Apache-2.0
16 #define INQUIRY_VERSION_SPC_2 0x04
17 #define INQUIRY_VERSION_SPC_3 0x05
18 #define INQUIRY_VERSION_SPC_4 0x06
19 #define INQUIRY_VERSION_SPC_5 0x07
21 /* Claim conformance to SPC-2 because this allows us to implement less commands
24 * implemented and all options (e.g. vpd pages) that are mandatory at given
49 /* SAM-6 5.2 Command descriptor block (CDB)
52 #define GET_CONTROL_NACA(cmd) (cmd->control & BIT(2))
54 /* SPC-5 4.3.3 Variable type data field requirements
[all …]