Home
last modified time | relevance | path

Searched +full:dout +full:- +full:gpios (Results 1 – 6 of 6) sorted by relevance

/Zephyr-latest/dts/bindings/misc/
Dzephyr,swdp-gpio.yaml3 # SPDX-License-Identifier: Apache-2.0
7 implementation by GPIO bit-banging.
9 Schematic using dual-supply bus transceiver and separate dout and dnoe pins
13 | +-------------+ |
14 +-------|vcca vccb|-----+
16 clk-gpios -------|a b|-------------- SWD CLK
18 noe-gpios -------|dir gnd|-----+
19 +-------------+ |
26 | +-------------+ |
27 +-------|vcca vccb|-----+
[all …]
/Zephyr-latest/dts/bindings/gpio/
Dxlnx,xps-gpio-1.00.a.yaml3 compatible: "xlnx,xps-gpio-1.00.a"
5 include: [gpio-controller.yaml, base.yaml]
7 bus: xlnx,xps-gpio-1.00.a
10 # https://github.com/Xilinx/device-tree-xlnx
16 xlnx,all-inputs:
19 1 if all GPIOs are inputs, 0 otherwise
21 xlnx,all-outputs:
24 1 if all GPIOs are outputs, 0 otherwise
26 xlnx,dout-default:
29 Default output value. If n-th bit is 1, GPIO-n default value is 1.
[all …]
/Zephyr-latest/boards/digilent/arty_a7/dts/
Darty_a7_arm_designstart.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/dt-bindings/gpio/gpio.h>
9 #include <zephyr/dt-bindings/input/input-event-codes.h>
14 zephyr,shell-uart = &uartlite0;
32 compatible = "gpio-leds";
34 gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
38 gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
42 gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
47 gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
51 gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
[all …]
/Zephyr-latest/samples/subsys/dap/boards/
Dnrf52840dk_nrf52840.overlay4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "zephyr,swdp-gpio";
11 clk-gpios = <&arduino_header 10 GPIO_ACTIVE_HIGH>; /* D4 */
12 dio-gpios = <&arduino_header 8 GPIO_PULL_UP>; /* D2 */
13 dout-gpios = <&arduino_header 9 GPIO_ACTIVE_HIGH>; /* D3 */
14 dnoe-gpios = <&arduino_header 12 GPIO_ACTIVE_HIGH>; /* D6 */
15 noe-gpios = <&arduino_header 11 GPIO_ACTIVE_HIGH>; /* D5 */
16 reset-gpios = <&arduino_header 13 GPIO_ACTIVE_HIGH>; /* D7 */
17 port-write-cycles = <2>;
/Zephyr-latest/drivers/dp/
Dswdp_bitbang.c2 * Copyright (c) 2018-2019 PHYTEC Messtechnik GmbH
5 * SPDX-License-Identifier: Apache-2.0
9 * This file is based on SW_DP.c from CMSIS-DAP Source (Revision: V2.0.0)
10 * https://github.com/ARM-software/CMSIS_5/tree/develop/CMSIS/DAP/Firmware
11 * Copyright (c) 2013-2017, ARM Limited, All Rights Reserved
12 * SPDX-License-Identifier: Apache-2.0
16 /* Serial Wire Debug Port interface bit-bang driver */
43 struct gpio_dt_spec dout; member
69 * - CMSIS-DAP Command Specification, DAP_Transfer
70 * - ARM Debug Interface v5 Architecture Specification
[all …]
/Zephyr-latest/drivers/gpio/
Dgpio_xlnx_axi.c4 * SPDX-License-Identifier: Apache-2.0
33 /* Maximum number of GPIOs supported per channel */
53 uint32_t dout; member
67 const struct gpio_xlnx_axi_config *config = dev->config; in gpio_xlnx_axi_read_data()
69 return sys_read32(config->base + (config->channel * GPIO2_OFFSET) + GPIO_DATA_OFFSET); in gpio_xlnx_axi_read_data()
74 const struct gpio_xlnx_axi_config *config = dev->config; in gpio_xlnx_axi_write_data()
76 sys_write32(val, config->base + (config->channel * GPIO2_OFFSET) + GPIO_DATA_OFFSET); in gpio_xlnx_axi_write_data()
81 const struct gpio_xlnx_axi_config *config = dev->config; in gpio_xlnx_axi_write_tri()
83 sys_write32(val, config->base + (config->channel * GPIO2_OFFSET) + GPIO_TRI_OFFSET); in gpio_xlnx_axi_write_tri()
88 const struct gpio_xlnx_axi_config *config = dev->config; in gpio_xlnx_axi_pin_configure()
[all …]