Home
last modified time | relevance | path

Searched +full:div +full:- +full:p (Results 1 – 25 of 207) sorted by relevance

123456789

/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_devices/boards/
Dcore_init.overlay4 * SPDX-License-Identifier: Apache-2.0
19 /delete-property/ hse-bypass;
20 /delete-property/ clock-frequency;
25 /delete-property/ hsi-div;
41 /delete-property/ div-m;
42 /delete-property/ mul-n;
43 /delete-property/ div-p;
44 /delete-property/ div-q;
45 /delete-property/ div-r;
46 /delete-property/ clocks;
[all …]
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_core/boards/
Dclear_clocks.overlay4 * SPDX-License-Identifier: Apache-2.0
14 /delete-property/ hse-bypass;
15 /delete-property/ clock-frequency;
20 /delete-property/ hsi-div;
36 /delete-property/ div-m;
37 /delete-property/ mul-n;
38 /delete-property/ div-p;
39 /delete-property/ div-q;
40 /delete-property/ div-r;
41 /delete-property/ clocks;
[all …]
Dpll_hsi_96.overlay4 * SPDX-License-Identifier: Apache-2.0
13 hsi-div = <8>; /* HSI RC: 64MHz, hsi_clk = 8MHz */
18 div-m = <1>;
19 mul-n = <24>;
20 div-p = <2>;
21 div-q = <4>;
22 div-r = <2>;
29 clock-frequency = <DT_FREQ_M(96)>;
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32h5_core/boards/
Dclear_clocks.overlay5 * SPDX-License-Identifier: Apache-2.0
13 /* Keep csi on to be the usart1-console clock */
25 /delete-property/ clock-frequency;
26 /delete-property/ hse-bypass;
31 /delete-property/ hsi-div;
39 /delete-property/ div-m;
40 /delete-property/ mul-n;
41 /delete-property/ div-p;
42 /delete-property/ div-q;
43 /delete-property/ div-r;
[all …]
Dpll_csi_100.overlay5 * SPDX-License-Identifier: Apache-2.0
17 /* Test another couple of M-div N-mul to obtain 100MHz from the CSI */
19 div-m = <1>;
20 mul-n = <50>;
21 div-p = <2>;
22 div-q = <2>;
23 div-r = <2>;
30 clock-frequency = <DT_FREQ_M(100)>;
31 ahb-prescaler = <1>;
32 apb1-prescaler = <1>;
[all …]
Dpll_csi_240.overlay5 * SPDX-License-Identifier: Apache-2.0
17 /* Test another couple of M-div N-mul to obtain 240MHz from the CSI */
19 div-m = <1>;
20 mul-n = <120>;
21 div-p = <2>;
22 div-q = <2>;
23 div-r = <2>;
30 clock-frequency = <DT_FREQ_M(240)>;
31 ahb-prescaler = <1>;
32 apb1-prescaler = <1>;
[all …]
Dpll_hsi_240.overlay5 * SPDX-License-Identifier: Apache-2.0
14 hsi-div = <1>; /* HSI RC: 64MHz, hsi_clk = 64MHz */
19 div-m = <4>;
20 mul-n = <30>;
21 div-p = <2>;
22 div-q = <2>;
23 div-r = <2>;
30 clock-frequency = <DT_FREQ_M(240)>;
31 ahb-prescaler = <1>;
32 apb1-prescaler = <1>;
[all …]
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/boards/
Dg4_i2c1_hsi_adc1_pllp.overlay4 * SPDX-License-Identifier: Apache-2.0
13 /delete-property/ hse-bypass;
14 /delete-property/ clock-frequency;
22 /delete-property/ div-m;
23 /delete-property/ mul-n;
24 /delete-property/ div-p;
25 /delete-property/ div-q;
26 /delete-property/ div-r;
27 /delete-property/ clocks;
32 /delete-property/ clocks;
[all …]
Dg0_i2c1_hsi_lptim1_lse_adc1_pllp.overlay4 * SPDX-License-Identifier: Apache-2.0
13 /delete-property/ hse-bypass;
14 /delete-property/ clock-frequency;
22 /delete-property/ div-m;
23 /delete-property/ mul-n;
24 /delete-property/ div-p;
25 /delete-property/ div-q;
26 /delete-property/ div-r;
27 /delete-property/ clocks;
32 /delete-property/ clocks;
[all …]
Dg0_i2c1_sysclk_lptim1_lsi.overlay4 * SPDX-License-Identifier: Apache-2.0
13 /delete-property/ hse-bypass;
14 /delete-property/ clock-frequency;
22 /delete-property/ div-m;
23 /delete-property/ mul-n;
24 /delete-property/ div-p;
25 /delete-property/ div-q;
26 /delete-property/ div-r;
27 /delete-property/ clocks;
32 /delete-property/ clocks;
[all …]
Dl4_i2c1_hsi_lptim1_lse.overlay4 * SPDX-License-Identifier: Apache-2.0
13 /delete-property/ hse-bypass;
14 /delete-property/ clock-frequency;
23 /delete-property/ msi-range;
27 /delete-property/ div-m;
28 /delete-property/ mul-n;
29 /delete-property/ div-p;
30 /delete-property/ div-q;
31 /delete-property/ div-r;
32 /delete-property/ clocks;
[all …]
Dl4_i2c1_sysclk_lptim1_lsi.overlay4 * SPDX-License-Identifier: Apache-2.0
13 /delete-property/ hse-bypass;
14 /delete-property/ clock-frequency;
23 /delete-property/ msi-range;
27 /delete-property/ div-m;
28 /delete-property/ mul-n;
29 /delete-property/ div-p;
30 /delete-property/ div-q;
31 /delete-property/ div-r;
32 /delete-property/ clocks;
[all …]
Dwl_i2c1_hsi_lptim1_lse_adc1_pllp.overlay4 * SPDX-License-Identifier: Apache-2.0
13 /delete-property/ hse-bypass;
14 /delete-property/ clock-frequency;
15 /delete-property/ hse-tcxo;
16 /delete-property/ hse-div2;
21 /delete-property/ hsi-div;
26 /delete-property/ msi-range;
30 /delete-property/ div-m;
31 /delete-property/ mul-n;
32 /delete-property/ div-p;
[all …]
/Zephyr-latest/dts/bindings/clock/
Dst,stm32g4-pll-clock.yaml2 # SPDX-License-Identifier: Apache-2.0
14 f(PLL_P) = f(VCO clock) / PLLP --> to ADC
15 f(PLL_Q) = f(VCO clock) / PLLQ --> PLL48MCLK (for USB, RNG)
16 f(PLL_R) = f(VCO clock) / PLLR --> PLLCLK (System Clock)
22 compatible: "st,stm32g4-pll-clock"
25 - name: st,stm32l4-pll-clock.yaml
26 property-blocklist:
27 - div-m
28 - mul-n
29 - div-p
[all …]
Dst,stm32g0-pll-clock.yaml2 # SPDX-License-Identifier: Apache-2.0
14 f(PLL_P) = f(VCO clock) / PLLP --> to I2S
15 f(PLL_Q) = f(VCO clock) / PLLQ --> to RNG
16 f(PLL_R) = f(VCO clock) / PLLR --> PLLCLK (System Clock)
22 compatible: "st,stm32g0-pll-clock"
24 include: [clock-controller.yaml, base.yaml]
27 "#clock-cells":
33 div-m:
38 Valid range: 1 - 8
40 mul-n:
[all …]
Dst,stm32u0-pll-clock.yaml2 # SPDX-License-Identifier: Apache-2.0
14 f(PLL_P) = f(VCO clock) / PLLP --> to ADC
15 f(PLL_Q) = f(VCO clock) / PLLQ --> to RNG
16 f(PLL_R) = f(VCO clock) / PLLR --> PLLCLK (System Clock)
22 compatible: "st,stm32u0-pll-clock"
24 include: [clock-controller.yaml, base.yaml]
27 "#clock-cells":
33 div-m:
39 Valid range: 1 - 8
41 mul-n:
[all …]
/Zephyr-latest/doc/_templates/
Dfooter.html3 <p>
4 {%- if show_copyright %}
6 {%- endif %}
8 {%- if last_updated %}
9 <div class="lastupdated">
11 {%- set git_last_updated, sha1 = pagename | git_info | default((None, None), true) %}
12 {%- if git_last_updated %}
14 {%- endif %}
15 </div>
16 {%- endif -%}
[all …]
Dlayout.html4 <div class="wy-alert wy-alert-danger" data-nosnippet>
7 </div>
12 <div data-nosnippet>
16 <div class="toctree-wrapper compound">
17 <p class="caption"><span class="caption-text">Reference</span></p>
20 <li class="toctree-l1">
25 </div>
27 </div>
30 <meta name="color-scheme" content="dark light">
34 See https://github.com/GoogleChromeLabs/dark-mode-toggle/issues/77 #}
[all …]
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_core/boards/
Dpll_48_hsi_16.overlay4 * SPDX-License-Identifier: Apache-2.0
17 div-m = <1>;
18 mul-n = <6>;
19 div-p = <2>;
20 div-q = <2>;
21 div-r = <2>;
28 clock-frequency = <DT_FREQ_M(48)>;
Dpll_170_hse_24.overlay4 * SPDX-License-Identifier: Apache-2.0
13 clock-frequency = <DT_FREQ_M(24)>;
18 div-m = <6>;
19 mul-n = <85>;
20 div-p = <7>;
21 div-q = <2>;
22 div-r = <2>;
29 clock-frequency = <DT_FREQ_M(170)>;
Dclear_clocks.overlay4 * SPDX-License-Identifier: Apache-2.0
14 /delete-property/ hse-bypass;
15 /delete-property/ clock-frequency;
16 /delete-property/ hse-tcxo;
17 /delete-property/ hse-div2;
22 /delete-property/ hsi-div;
26 /delete-property/ div-m;
27 /delete-property/ mul-n;
28 /delete-property/ div-p;
29 /delete-property/ div-q;
[all …]
Dwb_pll_48_hsi_16.overlay4 * SPDX-License-Identifier: Apache-2.0
14 clock-frequency = <DT_FREQ_M(16)>;
19 div-m = <1>;
20 mul-n = <9>;
21 div-p = <2>;
22 div-q = <2>;
23 div-r = <3>;
30 clock-frequency = <DT_FREQ_M(48)>;
Dwb_pll_48_msi_4.overlay4 * SPDX-License-Identifier: Apache-2.0
15 msi-range = <6>; /* default value */
19 div-m = <1>;
20 mul-n = <24>;
21 div-p = <2>;
22 div-q = <2>;
23 div-r = <2>;
30 clock-frequency = <DT_FREQ_M(48)>;
Dwb_pll_64_hse_32.overlay4 * SPDX-License-Identifier: Apache-2.0
14 clock-frequency = <DT_FREQ_M(32)>; /* X1 32MHz oscillator */
19 div-m = <2>;
20 mul-n = <8>;
21 div-p = <2>;
22 div-q = <2>;
23 div-r = <2>;
30 clock-frequency = <DT_FREQ_M(64)>;
/Zephyr-latest/doc/
D404.rst3 .. _page-not-found:
8 .. image:: images/Zephyr-Kite-in-tree.png
17 <!--
20 document.write("<p>Sorry, the page you requested: " +
22 strReferrer + "</a> was not found on this site.</p>");
24 document.write("<p>Sorry, the page you requested was not found on this site.</p>")
26 //-->
39 .. _GitHub: https://github.com/zephyrproject-rtos/zephyr/issues
43 <div style='clear:both'></div>

123456789