| /Zephyr-latest/drivers/adc/ |
| D | adc_b91.c | 33 uint8_t differential; member
239 if (!data->differential) { in adc_b91_acquisition_thread()
381 channel_cfg->differential) { in adc_b91_channel_setup()
382 LOG_ERR("VBAT pin is not available for differential mode."); in adc_b91_channel_setup()
384 } else if (channel_cfg->differential && (input_negative == (uint8_t)NOINPUTN)) { in adc_b91_channel_setup()
390 data->differential = channel_cfg->differential; in adc_b91_channel_setup()
396 if (channel_cfg->differential) { in adc_b91_channel_setup()
397 /* Differential pins configuration */ in adc_b91_channel_setup()
|
| D | adc_shell.c | 32 "Configure differential\n" \
33 "Usage: differential <0||1>\n"
200 shell_error(sh, "<differential> must be 0 or 1"); in cmd_adc_ch_diff()
204 adc->channel_config.differential = (uint8_t)diff; in cmd_adc_ch_diff()
412 "Differential: %u\n" in cmd_adc_print()
419 adc->channel_config.differential, in cmd_adc_print()
424 if (adc->channel_config.differential != 0) { in cmd_adc_print()
461 SHELL_CMD_ARG(differential, NULL, CMD_HELP_DIFF, cmd_adc_ch_diff, 2, 0),
|
| D | adc_sam.c | 74 if (channel_cfg->differential) { in adc_sam_channel_setup()
77 LOG_ERR("Invalid ADC differential input for channel %u", channel_id); in adc_sam_channel_setup()
103 if (channel_cfg->differential) { in adc_sam_channel_setup()
114 if (!channel_cfg->differential) { in adc_sam_channel_setup()
115 LOG_ERR("ADC 1/2x gain only allowed for differential channel"); in adc_sam_channel_setup()
127 if (channel_cfg->differential) { in adc_sam_channel_setup()
|
| D | adc_ads1119.c | 102 bool differential; member
232 if (channel_cfg->differential) { in ads1119_channel_setup()
255 data->differential = channel_cfg->differential; in ads1119_channel_setup()
299 const uint8_t resolution = data->differential ? ADS1119_RESOLUTION : ADS1119_RESOLUTION - 1; in ads1119_validate_sequence()
|
| D | adc_mcp320x.c | 38 uint8_t differential; member
74 WRITE_BIT(data->differential, channel_cfg->channel_id, in mcp320x_channel_setup()
75 channel_cfg->differential); in mcp320x_channel_setup()
220 if ((data->differential & BIT(channel)) == 0) { in mcp320x_read_channel()
|
| D | adc_ads1112.c | 76 bool differential; member
196 if (channel_cfg->differential) { in ads1112_channel_setup()
216 data->differential = channel_cfg->differential; in ads1112_channel_setup()
|
| D | adc_ads1x1x.c | 156 bool differential; member
397 if (channel_cfg->differential) { in ads1x1x_channel_setup()
430 /* only differential supported without multiplexer */ in ads1x1x_channel_setup()
431 if (!((channel_cfg->differential) && in ads1x1x_channel_setup()
438 /* store differential mode to determine supported resolution */ in ads1x1x_channel_setup()
439 data->differential = channel_cfg->differential; in ads1x1x_channel_setup()
511 uint8_t resolution = data->differential ? config->resolution : config->resolution - 1; in ads1x1x_validate_sequence()
|
| /Zephyr-latest/dts/bindings/adc/ |
| D | adc-controller.yaml | 124 zephyr,differential:
127 When set, selects differential input mode for the channel. Otherwise,
129 specified, in which case the differential mode is selected implicitly.
142 When specified, implies the differential input mode for the channel.
|
| D | atmel,sam-adc.yaml | 37 or differential input parameters of the analog cell change
|
| /Zephyr-latest/samples/drivers/adc/adc_sequence/boards/ |
| D | lpcxpresso55s69_cpu0.overlay | 23 * LPADC0 CH0A and CH0B are set up in differential mode
33 * Channel 0 is used for differential mode, with 13 bit resolution
|
| D | mimxrt595_evk_cm33.overlay | 21 * LPADC0 CH0A and CH0B are set up in differential mode (B-A)
|
| /Zephyr-latest/include/zephyr/drivers/comparator/ |
| D | nrf_comp.h | 134 /** Differential mode configuration structure */
149 * @brief Configure comparator in differential mode
152 * @param config Differential mode configuration
|
| /Zephyr-latest/samples/drivers/adc/adc_dt/boards/ |
| D | lpcxpresso55s69_lpc55s69_cpu0.overlay | 23 * LPADC0 CH0A and CH0B are set up in differential mode
33 * Channel 0 is used for differential mode, with 13 bit resolution
|
| D | frdm_mcxn236.overlay | 23 * LPADC0 CH1A and CH1B are set up in differential mode (B-A)
|
| D | frdm_mcxn947_mcxn947_cpu0.overlay | 23 * LPADC0 CH1A and CH1B are set up in differential mode (B-A)
|
| D | frdm_mcxn947_mcxn947_cpu0_qspi.overlay | 23 * LPADC0 CH1A and CH1B are set up in differential mode (B-A)
|
| D | mimxrt595_evk_mimxrt595s_cm33.overlay | 23 * LPADC0 CH0A and CH0B are set up in differential mode (B-A)
|
| /Zephyr-latest/dts/bindings/spi/ |
| D | nxp,imx-flexspi.yaml | 46 sck-differential-clock:
49 Enable/disable SCKB pad use as SCKA differential clock output,
|
| /Zephyr-latest/samples/shields/lmp90100_evb/rtd/ |
| D | app.overlay | 25 zephyr,differential;
|
| /Zephyr-latest/samples/boards/st/power_mgmt/adc/src/ |
| D | main.c | 74 * If using differential mode, the 16 bit value in main()
78 if (adc_channels[i].channel_cfg.differential) { in main()
|
| /Zephyr-latest/samples/drivers/adc/adc_dt/src/ |
| D | main.c | 79 * If using differential mode, the 16 bit value
83 if (adc_channels[i].channel_cfg.differential) {
|
| /Zephyr-latest/include/zephyr/drivers/ |
| D | adc.h | 118 * inputs when the channel is a differential one, the selection is done
132 /** Channel type: single-ended or differential. */
133 uint8_t differential : 1; member
144 * Negative ADC input (used only for differential channels).
221 * // .differential = true,
247 (.differential = true,)) \
649 * for differential ones:
856 * sample. For differential sampling this needs to be one less than the
913 * For differential channels, one bit less needs to be specified in adc_raw_to_millivolts_dt()
916 if (spec->channel_cfg.differential) { in adc_raw_to_millivolts_dt()
|
| /Zephyr-latest/dts/bindings/comparator/ |
| D | nordic,nrf-comp.yaml | 47 in differential mode:
|
| /Zephyr-latest/dts/bindings/input/ |
| D | analog-axis.yaml | 90 differential channels.
|
| /Zephyr-latest/soc/altr/zephyr_nios2f/cpu/ |
| D | ghrd_10m50da.qsf | 180 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to clk_ddr3_100_p
246 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs[0] -tag __ghrd_10m5…
248 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs_n[0] -tag __ghrd_10…
250 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_ck[0] -tag __ghrd_10m50…
252 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_ck_n[0] -tag __ghrd_10m…
337 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs[1] -tag __ghrd_10m5…
339 set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs_n[1] -tag __ghrd_10…
|
