Home
last modified time | relevance | path

Searched full:bits (Results 1 – 25 of 1706) sorted by relevance

12345678910>>...69

/Zephyr-latest/include/zephyr/sys/
Dbitarray.h26 * @brief Store and manipulate bits in a bit array.
33 /* Number of bits */
39 /* Bundle of bits */
54 * @param total_bits Total number of bits in this bitarray object.
72 * @param total_bits Total number of bits in this bitarray object.
81 * @param total_bits Total number of bits in this bitarray object.
94 * the number of bits in bit array, etc.)
106 * the number of bits in bit array, etc.)
119 * the number of bits in bit array, etc.)
132 * the number of bits in bit array, etc.)
[all …]
Dsys_io.h48 * @brief Output a 16 bits to an I/O port
50 * This function writes a 16 bits to the given port.
52 * @param data the 16 bits to write
53 * @param port the port address where to write the 16 bits
58 * @brief Input 16 bits from an I/O port
60 * This function reads 16 bits from the port.
62 * @param port the port address from where to read the 16 bits
64 * @return the 16 bits read
69 * @brief Output 32 bits to an I/O port
71 * This function writes 32 bits to the given port.
[all …]
Dmath_extras.h122 * Count the number of leading zero bits in the bitwise representation of `x`.
123 * When `x = 0`, this is the size of `x` in bits.
128 * @brief Count the number of leading zero bits in a 32-bit integer.
130 * @return Number of leading zero bits in `x`.
135 * @brief Count the number of leading zero bits in a 64-bit integer.
137 * @return Number of leading zero bits in `x`.
146 * Count the number of trailing zero bits in the bitwise representation of `x`.
147 * When `x = 0`, this is the size of `x` in bits.
152 * @brief Count the number of trailing zero bits in a 32-bit integer.
154 * @return Number of trailing zero bits in `x`.
[all …]
Dtime_units.h82 * target frequency fits in 64 bits.
100 * result is 32 bits.
108 * result32 - The result will be truncated to 32 bits on use
306 * print "/", "** \@brief Convert $hfrom to $hto. $ret32 bits. $hround.\n";
345 /** @brief Convert seconds to hardware cycles. 32 bits. Truncates.
361 /** @brief Convert seconds to hardware cycles. 64 bits. Truncates.
377 /** @brief Convert seconds to hardware cycles. 32 bits. Round nearest.
393 /** @brief Convert seconds to hardware cycles. 64 bits. Round nearest.
409 /** @brief Convert seconds to hardware cycles. 32 bits. Rounds up.
425 /** @brief Convert seconds to hardware cycles. 64 bits. Rounds up.
[all …]
/Zephyr-latest/soc/nxp/rw/
Dpinctrl_defs.h90 (IOMUX_FLEXCOMM_CLR(0x0ULL, 0x418ULL) | /* Flexcomm bits to clear */ \
91 IOMUX_FSEL_CLR(0x0ULL) | /* FSEL bits to clear */ \
97 (IOMUX_FLEXCOMM_CLR(0x0ULL, 0x0ULL) | /* Flexcomm bits to clear */ \
98 IOMUX_FSEL_CLR(0x0ULL) | /* FSEL bits to clear */ \
104 (IOMUX_FLEXCOMM_CLR(0x0ULL, 0x32eULL) | /* Flexcomm bits to clear */ \
105 IOMUX_FSEL_CLR(0x0ULL) | /* FSEL bits to clear */ \
111 (IOMUX_FLEXCOMM_CLR(0x0ULL, 0x22eULL) | /* Flexcomm bits to clear */ \
112 IOMUX_FSEL_CLR(0x0ULL) | /* FSEL bits to clear */ \
118 (IOMUX_FLEXCOMM_CLR(0x0ULL, 0x2dULL) | /* Flexcomm bits to clear */ \
119 IOMUX_FSEL_CLR(0x800000ULL) | /* FSEL bits to clear */ \
[all …]
/Zephyr-latest/tests/lib/net_buf/buf_simple/src/
Dmain.c56 "Invalid 16 bits byte order"); in ZTEST()
64 "Invalid 16 bits byte order"); in ZTEST()
72 sizeof(le16), "Invalid 16 bits byte order"); in ZTEST()
80 sizeof(be16), "Invalid 16 bits byte order"); in ZTEST()
88 "Invalid 24 bits byte order"); in ZTEST()
96 "Invalid 24 bits byte order"); in ZTEST()
104 sizeof(le24), "Invalid 24 bits byte order"); in ZTEST()
112 sizeof(be24), "Invalid 24 bits byte order"); in ZTEST()
120 "Invalid 32 bits byte order"); in ZTEST()
128 "Invalid 32 bits byte order"); in ZTEST()
[all …]
/Zephyr-latest/dts/bindings/dma/
Dandestech,atcdmac300.yaml47 0x0: Byte (8 bits)
48 0x1: Half-word (16 bits)
49 0x2: Word (32 bits)
50 0x3: Double word (64 bits)
51 0x4: Quad word (128 bits)
52 0x5: Eight word (256 bits)
55 0x0: Byte (8 bits)
56 0x1: Half-word (16 bits)
57 0x2: Word (32 bits)
58 0x3: Double word (64 bits)
[all …]
Dst,stm32u5-dma.yaml21 2. slot: DMA periph request ID, which is written in the REQSEL bits of the CxTR2
37 0x0: Byte (8 bits)
38 0x1: Half-word (16 bits)
39 0x2: Word (32 bits)
42 0x0: Byte (8 bits)
43 0x1: Half-word (16 bits)
44 0x2: Word (32 bits)
Dgd,gd32-dma.yaml25 - 0x0: 8 bits
26 - 0x1: 16 bits
27 - 0x2: 32 bits
31 - 0x0: 8 bits
32 - 0x1: 16 bits
33 - 0x2: 32 bits
/Zephyr-latest/drivers/entropy/
DKconfig.npcx21 The chosen security strength defines the amount of entropy bits
25 bool "DRBG security strength 112 bits"
28 bool "DRBG security strength 128 bits"
31 bool "DRBG security strength 192 bits"
34 bool "DRBG security strength 256 bits"
37 bool "DRBG security strength 12b bits test"
40 bool "DRBG security strength 256 bits test"
/Zephyr-latest/subsys/bluetooth/controller/util/
Dutil.c24 * @brief Population count: Count the number of bits set to 1
61 * bits.
64 * - It shall have at least three ones in the least significant 8 bits.
66 * bits.
131 * significant six bits. in util_aa_le32()
186 * significant 16 bits. in util_aa_le32()
231 uint8_t bits; in util_saa_le32() local
263 * values shall differ in at least two bits. in util_saa_le32()
264 * - Find the number of bits required to support 3 times the maximum in util_saa_le32()
266 * - Clear those number many bits in util_saa_le32()
[all …]
/Zephyr-latest/tests/bluetooth/uuid/src/
Dtest_bt_uuid_cmp.c19 /* Compare UUID 16 bits */ in ZTEST()
23 /* Compare UUID 128 bits */ in ZTEST()
27 /* Compare UUID 16 bits with UUID 128 bits */ in ZTEST()
31 /* Compare different UUID 16 bits */ in ZTEST()
35 /* Compare different UUID 128 bits */ in ZTEST()
Dtest_bt_uuid_create.c29 /* Compare UUID 16 bits */ in ZTEST()
33 /* Compare UUID 128 bits */ in ZTEST()
37 /* Compare swapped UUID 16 bits */ in ZTEST()
45 /* Compare UUID 16 bits */ in ZTEST()
49 /* Compare UUID 128 bits */ in ZTEST()
53 /* Compare swapped UUID 16 bits */ in ZTEST()
/Zephyr-latest/drivers/can/
Dcan_stm32_fdcan.c33 * - TEST register SVAL, TXBNS, PVAL, and TXBNP bits are not available.
34 * - CCCR register VMM and UTSU bits are not available.
262 uint32_t bits; in can_stm32fd_read_reg() local
270 err = can_mcan_sys_read_reg(stm32fd_config->base, remap, &bits); in can_stm32fd_read_reg()
281 /* Remap IR/IE bits, ignoring unsupported bits */ in can_stm32fd_read_reg()
282 /* Group 1 map bits 23-16 (stm32fd) to 29-22 (mcan) */ in can_stm32fd_read_reg()
283 *val |= ((bits & GENMASK(23, 16)) << 6); in can_stm32fd_read_reg()
285 /* Group 2 map bits 15-11 (stm32fd) to 18-14 (mcan) */ in can_stm32fd_read_reg()
286 *val |= ((bits & GENMASK(15, 11)) << 3); in can_stm32fd_read_reg()
288 /* Group 3 map bits 10-4 (stm32fd) to 12-6 (mcan) */ in can_stm32fd_read_reg()
[all …]
/Zephyr-latest/include/zephyr/drivers/misc/ft8xx/
Dft8xx_common.h29 * @brief Write 1 byte (8 bits) to FT8xx memory
37 * @brief Write 2 bytes (16 bits) to FT8xx memory
45 * @brief Write 4 bytes (32 bits) to FT8xx memory
53 * @brief Read 1 byte (8 bits) from FT8xx memory
62 * @brief Read 2 bytes (16 bits) from FT8xx memory
71 * @brief Read 4 bytes (32 bits) from FT8xx memory
/Zephyr-latest/drivers/interrupt_controller/
Dintc_ioapic_priv.h33 /* Version register bits */
40 /* Redirection table entry bits: upper 32 bit */
44 /* Redirection table entry bits: lower 32 bit */
51 /* We care only about the first 14 bits.
52 * The 15th bits is in the first 32bits of RTE but since
/Zephyr-latest/subsys/bluetooth/controller/
DKconfig.df278 bool "Conversion of IQ samples to 8 bits wide by 4 bits shift"
282 Bluetooth 5.3 Core Specification defines IQ samples to be 8 bits wide: Vol 4, Part E
284 8 bits by ordinary right shift operation by 4 bits. That means there is loss in accuracy
288 bool "Conversion of IQ samples to 8 bits wide by 2 bits shift"
292 Bluetooth 5.3 Core Specification defines IQ samples to be 8 bits wide: Vol 4, Part E
294 8 bits by ordinary right shift operation by 2 bits and a cast to int8_t. That means there
299 bool "Conversion of IQ samples to 8 bits wide by use of 8 LSB"
303 Bluetooth 5.3 Core Specification defines IQ samples to be 8 bits wide: Vol 4, Part E
305 8 bits by use of 8 least significant bits. This conversion may be used only if you are
306 sure actual samples are not greater than 8 bits. This prevents additional accuracy loss
[all …]
/Zephyr-latest/include/zephyr/drivers/mfd/
Dnpm1300.h47 * @param base Register base address (bits 15..8 of 16-bit address)
48 * @param offset Register offset address (bits 7..0 of 16-bit address)
61 * @param base Register base address (bits 15..8 of 16-bit address)
62 * @param offset Register offset address (bits 7..0 of 16-bit address)
73 * @param base Register base address (bits 15..8 of 16-bit address)
74 * @param offset Register offset address (bits 7..0 of 16-bit address)
85 * @param base Register base address (bits 15..8 of 16-bit address)
86 * @param offset Register offset address (bits 7..0 of 16-bit address)
96 * @brief Update selected bits in npm1300 register
99 * @param base Register base address (bits 15..8 of 16-bit address)
[all …]
/Zephyr-latest/dts/bindings/serial/
Duart-controller.yaml26 stop-bits:
29 Sets the number of stop bits.
35 data-bits:
38 Sets the number of data bits.
/Zephyr-latest/include/zephyr/
Dirq_multilevel.h29 /* Interrupt bits */
31 /* First level interrupt bits */
33 /* Second level interrupt bits */
35 /* Third level interrupt bits */
37 } bits; member
56 return irq.bits.l1; in _z_l1_irq()
61 return irq.bits.l2 - 1; in _z_l2_irq()
66 return irq.bits.l3 - 1; in _z_l3_irq()
71 if (z_irq.bits.l3 != 0) { in _z_irq_get_level()
75 if (z_irq.bits.l2 != 0) { in _z_irq_get_level()
[all …]
/Zephyr-latest/include/zephyr/drivers/
Dswdp.h21 /* SWDP packet request bits */
27 /* SWDP acknowledge response bits */
46 * @brief Write count bits to SWDIO from data LSB first
49 * @param count Number of bits to write
50 * @param data Bits to write
58 * @brief Read count bits from SWDIO into data LSB first
61 * @param count Number of bits to read
62 * @param data Buffer to store bits read
73 * @param request SWDP request bits
/Zephyr-latest/include/zephyr/dt-bindings/led/
Dseagate_legend_b1414.h12 * 1200 ns -> 7.2 bits
13 * 300 ns -> 1.8 bits
14 * 900 ns -> 5.4 bits
Dworldsemi_ws2812c.h12 * 1090 ns -> 7.6 bits
13 * 300 ns -> 2.1 bits
14 * 790 ns -> 5.5 bits
/Zephyr-latest/samples/drivers/led/led_strip/
Df070rb-bindings.h18 * 1200 ns -> 7.2 bits
19 * 300 ns -> 1.8 bits
20 * 900 ns -> 5.4 bits
/Zephyr-latest/include/zephyr/arch/arm64/
Dtpidrro_el0.h9 * @brief tpidrro_el0 bits allocation
13 * aligned, and the address space is 48 bits max. That leaves plenty of
14 * free bits for other purposes.

12345678910>>...69