Searched full:adc2 (Results 1 – 25 of 54) sorted by relevance
123
| /Zephyr-latest/samples/drivers/adc/adc_dt/boards/ |
| D | mr_canhubk3.overlay | 11 io-channels = <&adc0 6>, <&adc1 2>, <&adc2 3>, <&adc2 4>, <&adc2 5>;
48 &adc2 {
|
| D | arduino_opta_stm32h747xx_m7.overlay | 14 <&adc2 9>, /* I4 */
26 &adc2 {
|
| /Zephyr-latest/dts/bindings/adc/ |
| D | gd,gd32-adc.yaml | 9 # 3. For gd32f4xx, adc2 share the same irq number with adc0 and adc1.
12 # 'adc2' to handle gd32 adc irq config directly.
15 # 'adc1' and 'adc2'.
|
| /Zephyr-latest/include/zephyr/devicetree/ |
| D | io-channels.h | 34 * adc2: adc@... { ... };
37 * io-channels = <&adc1 10>, <&adc2 20>;
43 * DT_IO_CHANNELS_CTLR_BY_IDX(DT_NODELABEL(n), 1) // DT_NODELABEL(adc2)
61 * adc2: adc@... { ... };
64 * io-channels = <&adc1 10>, <&adc2 20>;
71 * DT_IO_CHANNELS_CTLR_BY_NAME(DT_NODELABEL(n), bandgap) // DT_NODELABEL(adc2)
137 * adc2: adc@... {
143 * io-channels = <&adc1 10>, <&adc2 20>;
177 * adc2: adc@... {
183 * io-channels = <&adc1 10>, <&adc2 20>;
|
| /Zephyr-latest/samples/drivers/adc/adc_sequence/boards/ |
| D | mr_canhubk3.overlay | 11 adc0 = &adc2;
15 &adc2 {
|
| /Zephyr-latest/samples/subsys/usb_c/sink/boards/ |
| D | weact_stm32g431_core.overlay | 10 &adc2 {
|
| D | b_g474e_dpow1.overlay | 18 io-channels = <&adc2 8>;
|
| /Zephyr-latest/dts/bindings/gpio/ |
| D | raspberrypi,pico-header.yaml | 17 5 GPIO5/I2C0_SCL GPIO28/ADC2 28
|
| D | particle-gen3-header.yaml | 29 17 ADC2 VBUS -
|
| /Zephyr-latest/dts/arm/st/h7/ |
| D | stm32h7a3.dtsi | 180 io-channels = <&adc2 18>;
186 io-channels = <&adc2 19>;
190 io-channels = <&adc2 14>;
|
| /Zephyr-latest/boards/weact/stm32g431_core/ |
| D | weact_stm32g431_core.dts | 59 io-channels = <&adc2 12>;
154 &adc2 {
|
| /Zephyr-latest/dts/arm/st/u5/ |
| D | stm32u595.dtsi | 64 adc2: adc@42028100 { label
84 * dual mode: adc1 and adc2 coupled
|
| /Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/boards/ |
| D | g4_i2c1_hsi_adc1_pllp.overlay | 70 /* changes clock source for both ADC1 and ADC2 */
|
| /Zephyr-latest/drivers/adc/ |
| D | adc_gd32.c | 32 * 3. For gd32f4xx, adc2 share the same irq number with adc0 and adc1.
35 * 'adc2' to handle gd32 adc irq config directly.'
38 * 'adc1' and 'adc2'.
42 #define ADC2_NODE DT_NODELABEL(adc2)
466 /* gd32f4xx adc2 share the same irq number with adc0 and adc1. */ in adc_gd32_global_irq_cfg()
|
| /Zephyr-latest/boards/particle/argon/dts/ |
| D | mesh_feather.dtsi | 91 <17 0 &gpio0 28 0>, /* ADC2 = AIN4 */
121 <2 0 &gpio0 28 0>, /* ADC2 = AIN4 */
|
| /Zephyr-latest/boards/particle/boron/dts/ |
| D | mesh_feather.dtsi | 91 <17 0 &gpio0 28 0>, /* ADC2 = AIN4 */
121 <2 0 &gpio0 28 0>, /* ADC2 = AIN4 */
|
| /Zephyr-latest/boards/particle/xenon/dts/ |
| D | mesh_feather.dtsi | 91 <17 0 &gpio0 28 0>, /* ADC2 = AIN4 */
121 <2 0 &gpio0 28 0>, /* ADC2 = AIN4 */
|
| /Zephyr-latest/dts/arm/nxp/ |
| D | nxp_rt1015.dtsi | 54 /* Remove ADC2, it doesn't exist on RT1015 */
|
| D | nxp_ke1xf.dtsi | 84 io-channels = <&adc2 26>, <&adc2 27>;
526 adc2: adc@4003c000 { label
|
| /Zephyr-latest/boards/st/stm32h7s78_dk/ |
| D | stm32h7s78_dk.dts | 156 &adc2 {
|
| /Zephyr-latest/boards/infineon/xmc45_relax_kit/ |
| D | xmc45_relax_kit.dts | 120 &adc2 {
|
| /Zephyr-latest/dts/bindings/usb-c/ |
| D | usb-c-connector.yaml | 19 io-channels = <&adc2 8>;
|
| /Zephyr-latest/soc/nxp/imx/imx6sx/ |
| D | soc.c | 146 #if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(adc2)) in SOC_RdcInit()
148 RDC_SetPdapAccess(RDC, rdcPdapAdc2, RDC_DT_VAL(adc2), false, false); in SOC_RdcInit()
|
| /Zephyr-latest/soc/nxp/kinetis/ke1xf/ |
| D | soc.c | 218 #if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(adc2)) in clk_init()
220 DT_CLOCKS_CELL(DT_NODELABEL(adc2), ip_source)); in clk_init()
|
| /Zephyr-latest/boards/arduino/opta/ |
| D | arduino_opta-common.dtsi | 135 &adc2 {
|
123
