Home
last modified time | relevance | path

Searched defs:root (Results 1 – 25 of 35) sorted by relevance

12

/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX9352/drivers/
Dfsl_clock.c60 void CLOCK_SetRootClockMux(clock_root_t root, uint8_t src) in CLOCK_SetRootClockMux()
69 uint32_t CLOCK_GetRootClockMux(clock_root_t root) in CLOCK_GetRootClockMux()
74 void CLOCK_SetRootClockDiv(clock_root_t root, uint8_t div) in CLOCK_SetRootClockDiv()
84 uint32_t CLOCK_GetRootClockDiv(clock_root_t root) in CLOCK_GetRootClockDiv()
90 void CLOCK_PowerOffRootClock(clock_root_t root) in CLOCK_PowerOffRootClock()
100 void CLOCK_PowerOnRootClock(clock_root_t root) in CLOCK_PowerOnRootClock()
107 void CLOCK_SetRootClock(clock_root_t root, const clock_root_config_t *config) in CLOCK_SetRootClock()
/hal_nxp-3.7.0/imx/devices/MCIMX7D/
Dclock_freq.c44 uint32_t root; in get_gpt_clock_freq() local
83 uint32_t root; in get_ecspi_clock_freq() local
122 uint32_t root; in get_flexcan_clock_freq() local
164 uint32_t root; in get_i2c_clock_freq() local
211 uint32_t root; in get_uart_clock_freq() local
/hal_nxp-3.7.0/imx/devices/MCIMX6X/
Dclock_freq.c43 uint32_t root; in get_epit_clock_freq() local
117 uint32_t root; in get_i2c_clock_freq() local
191 uint32_t root; in get_ecspi_clock_freq() local
231 uint32_t root; in get_uart_clock_freq() local
/hal_nxp-3.7.0/imx/drivers/
Dccm_imx7d.h48 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)root + off))) argument
49 #define CCM_REG(root) CCM_REG_OFF(root, 0) argument
50 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4) argument
51 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/CMSIS/RTOS2/RTX/Source/
Drtx_core_ca.h1020 static __asm void *atomic_link_get (void **root) { in atomic_link_get()
1036 __STATIC_INLINE void *atomic_link_get (void **root) { in atomic_link_get()
1077 static __asm void atomic_link_put (void **root, void *link) { in atomic_link_put()
1092 __STATIC_INLINE void atomic_link_put (void **root, void *link) { in atomic_link_put()
Drtx_core_cm.h1101 static __asm void *atomic_link_get (void **root) { in atomic_link_get()
1117 __STATIC_INLINE void *atomic_link_get (void **root) { in atomic_link_get()
1157 static __asm void atomic_link_put (void **root, void *link) { in atomic_link_put()
1173 __STATIC_INLINE void atomic_link_put (void **root, void *link) { in atomic_link_put()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML6/drivers/
Dfsl_clock.h194 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
195 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
196 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
197 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
228 #define CCM_TUPLE(ccgr, root) ((((ccgr)&0xFFFFU) << 16U) | (root)) argument
232 #define AUDIOMIX_TUPLE(offset, gate, root) \ argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML4/drivers/
Dfsl_clock.h194 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
195 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
196 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
197 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
228 #define CCM_TUPLE(ccgr, root) ((((ccgr)&0xFFFFU) << 16U) | (root)) argument
232 #define AUDIOMIX_TUPLE(offset, gate, root) \ argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML3/drivers/
Dfsl_clock.h194 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
195 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
196 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
197 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
228 #define CCM_TUPLE(ccgr, root) ((((ccgr)&0xFFFFU) << 16U) | (root)) argument
232 #define AUDIOMIX_TUPLE(offset, gate, root) \ argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN5/drivers/
Dfsl_clock.h176 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
177 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
179 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
207 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ6/drivers/
Dfsl_clock.h167 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)(root) + (off)))) argument
168 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
169 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
170 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN1/drivers/
Dfsl_clock.h176 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
177 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
179 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
207 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN3/drivers/
Dfsl_clock.h176 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
177 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
179 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
207 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM3/drivers/
Dfsl_clock.h169 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
170 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
171 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
172 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM4/drivers/
Dfsl_clock.h169 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
170 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
171 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
172 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ5/drivers/
Dfsl_clock.h167 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)(root) + (off)))) argument
168 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
169 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
170 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM6/drivers/
Dfsl_clock.h169 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
170 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
171 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
172 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN6/drivers/
Dfsl_clock.h176 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
177 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
179 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
207 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ7/drivers/
Dfsl_clock.h167 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)(root) + (off)))) argument
168 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
169 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
170 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN4/drivers/
Dfsl_clock.h176 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
177 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
179 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
207 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM5/drivers/
Dfsl_clock.h169 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
170 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
171 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
172 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD6/drivers/
Dfsl_clock.h167 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)(root) + (off)))) argument
168 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
169 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
170 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD7/drivers/
Dfsl_clock.h167 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)(root) + (off)))) argument
168 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
169 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
170 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM2/drivers/
Dfsl_clock.h169 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
170 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
171 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
172 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
200 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN2/drivers/
Dfsl_clock.h176 #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off)))) argument
177 #define CCM_REG(root) CCM_REG_OFF(root, 0U) argument
178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) argument
179 #define CCM_REG_CLR(root) CCM_REG_OFF(root, 8U) argument
207 #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root)) argument

12