Searched +full:drive +full:- +full:strength +full:- +full:microamp (Results 1 – 25 of 30) sorted by relevance
12
/Linux-v5.15/arch/arm64/boot/dts/amlogic/ |
D | meson-g12-common.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/phy/phy.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/clock/g12a-clkc.h> 9 #include <dt-bindings/clock/g12a-aoclkc.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/reset/amlogic,meson-g12a-reset.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
/Linux-v5.15/arch/arm64/boot/dts/qcom/ |
D | apq8096-ifc6640.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 3 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 14 compatible = "inforce,ifc6640", "qcom,apq8096-sbc", "qcom,apq8096"; 16 qcom,msm-id = <291 0x00030001>; 17 qcom,board-id = <0x00010018 0>; 24 stdout-path = "serial0:115200n8"; 27 v1p05: v1p05-regulator { [all …]
|
D | msm8916-wingtech-wt88047.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 4 /dts-v1/; 6 #include "msm8916-pm8916.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/leds/common.h> 20 stdout-path = "serial0"; 23 gpio-keys { 24 compatible = "gpio-keys"; 26 pinctrl-names = "default"; [all …]
|
D | msm8916-longcheer-l8150.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 3 /dts-v1/; 5 #include "msm8916-pm8916.dtsi" 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/leds/common.h> 13 compatible = "longcheer,l8150", "qcom,msm8916-v1-qrd/9-v1", "qcom,msm8916"; 20 stdout-path = "serial0"; 23 reserved-memory { [all …]
|
D | msm8998-oneplus-common.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 3 * OnePlus 5(T) (cheeseburger / dumpling) common device tree source based on msm8998-mtp.dtsi 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 20 qcom,msm-id = <292 0x20001>; /* 8998 v2.1 */ 23 #address-cells = <2>; 24 #size-cells = <2>; 29 compatible = "simple-framebuffer"; 38 reserved-memory { [all …]
|
D | sdm630-sony-xperia-nile.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/input/gpio-keys.h> 16 qcom,msm-id = <318 0>; 17 qcom,board-id = <8 1>; 18 qcom,pmic-id = <0x1001b 0x101011a 0x00 0x00 0x1001b 0x201011a 0x00 0x00>; 20 /* This part enables graphical output via bootloader-enabled display */ 24 #address-cells = <2>; 25 #size-cells = <2>; [all …]
|
D | msm8916-huawei-g7.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 4 /dts-v1/; 6 #include "msm8916-pm8916.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/leds/common.h> 13 * Note: The original firmware from Huawei can only boot 32-bit kernels. 14 * To boot arm64 kernels it is necessary to flash 64-bit TZ/HYP firmware 22 * See: https://wiki.postmarketos.org/wiki/Huawei_Ascend_G7_(huawei-g7) [all …]
|
D | apq8096-db820c.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2014-2016, The Linux Foundation. All rights reserved. 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 12 #include <dt-bindings/sound/qcom,q6afe.h> 13 #include <dt-bindings/sound/qcom,q6asm.h> 27 * drawing no: LM25-P2751-1 38 * the GPIO named lines "GPIO-A" thru "GPIO-L" are the only 55 stdout-path = "serial0:115200n8"; [all …]
|
D | sa8155p-adp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 6 /dts-v1/; 8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 9 #include <dt-bindings/gpio/gpio.h> 16 compatible = "qcom,sa8155p-adp", "qcom,sa8155p"; 23 stdout-path = "serial0:115200n8"; 27 compatible = "regulator-fixed"; 28 regulator-name = "vreg_3p3"; 29 regulator-min-microvolt = <3300000>; 30 regulator-max-microvolt = <3300000>; [all …]
|
D | sdm845-oneplus-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/linux-event-codes.h> 12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 18 /delete-node/ &rmtfs_mem; 27 stdout-path = "serial0:115200n8"; 30 gpio-keys { 31 compatible = "gpio-keys"; 35 pinctrl-names = "default"; [all …]
|
D | sdm845-xiaomi-beryllium.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 /dts-v1/; 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 7 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 8 #include <dt-bindings/sound/qcom,q6afe.h> 9 #include <dt-bindings/sound/qcom,q6asm.h> 18 /delete-node/ &tz_mem; 19 /delete-node/ &adsp_mem; 20 /delete-node/ &wlan_msa_mem; [all …]
|
D | qrb5165-rb5.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 6 /dts-v1/; 8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 9 #include <dt-bindings/sound/qcom,q6afe.h> 10 #include <dt-bindings/sound/qcom,q6asm.h> 18 compatible = "qcom,qrb5165-rb5", "qcom,sm8250"; 26 stdout-path = "serial0:115200n8"; 31 compatible = "fixed-clock"; 32 #clock-cells = <0>; 33 clock-frequency = <40000000>; [all …]
|
D | sdm845-db845c.dts | 1 // SPDX-License-Identifier: GPL-2.0 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 11 #include <dt-bindings/sound/qcom,q6afe.h> 12 #include <dt-bindings/sound/qcom,q6asm.h> 27 stdout-path = "serial0:115200n8"; 30 dc12v: dc12v-regulator { 31 compatible = "regulator-fixed"; [all …]
|
D | sdm845-mtp.dts | 1 // SPDX-License-Identifier: GPL-2.0 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 16 compatible = "qcom,sdm845-mtp", "qcom,sdm845"; 23 stdout-path = "serial0:115200n8"; 26 vph_pwr: vph-pwr-regulator { 27 compatible = "regulator-fixed"; 28 regulator-name = "vph_pwr"; 29 regulator-min-microvolt = <3700000>; [all …]
|
D | sdm850-lenovo-yoga-c630.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/gpio-keys.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 14 #include <dt-bindings/sound/qcom,q6afe.h> 15 #include <dt-bindings/sound/qcom,q6asm.h> 24 /delete-node/ &ipa_fw_mem; 25 /delete-node/ &ipa_gsi_mem; [all …]
|
/Linux-v5.15/Documentation/devicetree/bindings/phy/ |
D | mediatek,dsi-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/mediatek,dsi-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 12 - Philipp Zabel <p.zabel@pengutronix.de> 13 - Chunfeng Yun <chunfeng.yun@mediatek.com> 15 description: The MIPI DSI PHY supports up to 4-lane output. 19 pattern: "^dsi-phy@[0-9a-f]+$" 23 - items: [all …]
|
/Linux-v5.15/arch/arm64/boot/dts/mediatek/ |
D | mt8173-evb.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 13 compatible = "mediatek,mt8173-evb", "mediatek,mt8173"; 30 compatible = "hdmi-connector"; 36 remote-endpoint = <&hdmi0_out>; 42 compatible = "linux,extcon-usb-gpio"; 43 id-gpio = <&pio 16 GPIO_ACTIVE_HIGH>; 47 compatible = "regulator-fixed"; 48 regulator-name = "usb_vbus"; [all …]
|
D | mt8173-elm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/regulator/dlg,da9211-regulator.h> 9 #include <dt-bindings/gpio/gpio.h> 25 compatible = "pwm-backlight"; 27 power-supply = <&bl_fixed_reg>; 28 enable-gpios = <&pio 95 GPIO_ACTIVE_HIGH>; 30 pinctrl-names = "default"; 31 pinctrl-0 = <&disp_pwm0_pins>; [all …]
|
/Linux-v5.15/Documentation/devicetree/bindings/pinctrl/ |
D | pincfg-node.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/pincfg-node.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Linus Walleij <linus.walleij@linaro.org> 21 bias-disable: 25 bias-high-impedance: 27 description: high impedance mode ("third-state", "floating") 29 bias-bus-hold: 33 bias-pull-up: [all …]
|
D | meson,pinctrl.txt | 4 - compatible: one of "amlogic,meson8-cbus-pinctrl" 5 "amlogic,meson8b-cbus-pinctrl" 6 "amlogic,meson8m2-cbus-pinctrl" 7 "amlogic,meson8-aobus-pinctrl" 8 "amlogic,meson8b-aobus-pinctrl" 9 "amlogic,meson8m2-aobus-pinctrl" 10 "amlogic,meson-gxbb-periphs-pinctrl" 11 "amlogic,meson-gxbb-aobus-pinctrl" 12 "amlogic,meson-gxl-periphs-pinctrl" 13 "amlogic,meson-gxl-aobus-pinctrl" [all …]
|
D | canaan,k210-fpioa.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/canaan,k210-fpioa.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Damien Le Moal <damien.lemoal@wdc.com> 16 a per-pin basis. 20 const: canaan,k210-fpioa 29 - description: Controller reference clock source 30 - description: APB interface clock source 32 clock-names: [all …]
|
/Linux-v5.15/Documentation/devicetree/bindings/display/mediatek/ |
D | mediatek,dsi.txt | 5 drive up to 4-lane MIPI DSI output. Two DSIs can be synchronized for dual- 9 - compatible: "mediatek,<chip>-dsi" 10 - the supported chips are mt2701, mt7623, mt8167, mt8173 and mt8183. 11 - reg: Physical base address and length of the controller's registers 12 - interrupts: The interrupt signal from the function block. 13 - clocks: device clocks 14 See Documentation/devicetree/bindings/clock/clock-bindings.txt for details. 15 - clock-names: must contain "engine", "digital", and "hs" 16 - phys: phandle link to the MIPI D-PHY controller. 17 - phy-names: must contain "dphy" [all …]
|
/Linux-v5.15/drivers/phy/mediatek/ |
D | phy-mtk-mipi-dsi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 #include "phy-mtk-mipi-dsi.h" 16 u32 temp = readl(mipi_tx->regs + offset); in mtk_mipi_tx_clear_bits() 18 writel(temp & ~bits, mipi_tx->regs + offset); in mtk_mipi_tx_clear_bits() 24 u32 temp = readl(mipi_tx->regs + offset); in mtk_mipi_tx_set_bits() 26 writel(temp | bits, mipi_tx->regs + offset); in mtk_mipi_tx_set_bits() 32 u32 temp = readl(mipi_tx->regs + offset); in mtk_mipi_tx_update_bits() 34 writel((temp & ~mask) | (data & mask), mipi_tx->regs + offset); in mtk_mipi_tx_update_bits() 42 dev_dbg(mipi_tx->dev, "set rate: %lu Hz\n", rate); in mtk_mipi_tx_pll_set_rate() 44 mipi_tx->data_rate = rate; in mtk_mipi_tx_pll_set_rate() [all …]
|
/Linux-v5.15/arch/arm/boot/dts/ |
D | qcom-msm8974-lge-nexus5-hammerhead.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "qcom-msm8974.dtsi" 3 #include "qcom-pm8841.dtsi" 4 #include "qcom-pm8941.dtsi" 5 #include <dt-bindings/gpio/gpio.h> 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 19 stdout-path = "serial0:115200n8"; 25 pm8841-regulators { 27 regulator-min-microvolt = <675000>; [all …]
|
/Linux-v5.15/drivers/pinctrl/ |
D | pinconf-generic.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2011 ST-Ericsson SA 6 * Written on behalf of Linaro for ST-Ericsson 22 #include <linux/pinctrl/pinconf-generic.h> 26 #include "pinctrl-utils.h" 37 PCONFDUMP(PIN_CONFIG_DRIVE_OPEN_DRAIN, "output drive open drain", NULL, false), 38 PCONFDUMP(PIN_CONFIG_DRIVE_OPEN_SOURCE, "output drive open source", NULL, false), 39 PCONFDUMP(PIN_CONFIG_DRIVE_PUSH_PULL, "output drive push pull", NULL, false), 40 PCONFDUMP(PIN_CONFIG_DRIVE_STRENGTH, "output drive strength", "mA", true), 41 PCONFDUMP(PIN_CONFIG_DRIVE_STRENGTH_UA, "output drive strength", "uA", true), [all …]
|
12