Home
last modified time | relevance | path

Searched refs:readl (Results 1 – 25 of 1760) sorted by relevance

12345678910>>...71

/Linux-v4.19/drivers/net/ethernet/stmicro/stmmac/
Dmmc_core.c133 u32 value = readl(mmcaddr + MMC_CNTRL); in dwmac_mmc_ctrl()
158 mmc->mmc_tx_octetcount_gb += readl(mmcaddr + MMC_TX_OCTETCOUNT_GB); in dwmac_mmc_read()
159 mmc->mmc_tx_framecount_gb += readl(mmcaddr + MMC_TX_FRAMECOUNT_GB); in dwmac_mmc_read()
160 mmc->mmc_tx_broadcastframe_g += readl(mmcaddr + in dwmac_mmc_read()
162 mmc->mmc_tx_multicastframe_g += readl(mmcaddr + in dwmac_mmc_read()
164 mmc->mmc_tx_64_octets_gb += readl(mmcaddr + MMC_TX_64_OCTETS_GB); in dwmac_mmc_read()
166 readl(mmcaddr + MMC_TX_65_TO_127_OCTETS_GB); in dwmac_mmc_read()
168 readl(mmcaddr + MMC_TX_128_TO_255_OCTETS_GB); in dwmac_mmc_read()
170 readl(mmcaddr + MMC_TX_256_TO_511_OCTETS_GB); in dwmac_mmc_read()
172 readl(mmcaddr + MMC_TX_512_TO_1023_OCTETS_GB); in dwmac_mmc_read()
[all …]
Ddwmac4_dma.c22 u32 value = readl(ioaddr + DMA_SYS_BUS_MODE); in dwmac4_dma_axi()
81 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_init_rx_chan()
95 value = readl(ioaddr + DMA_CHAN_TX_CONTROL(chan)); in dwmac4_dma_init_tx_chan()
112 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac4_dma_init_channel()
125 u32 value = readl(ioaddr + DMA_SYS_BUS_MODE); in dwmac4_dma_init()
145 readl(ioaddr + DMA_CHAN_CONTROL(channel)); in _dwmac4_dump_dma_regs()
147 readl(ioaddr + DMA_CHAN_TX_CONTROL(channel)); in _dwmac4_dump_dma_regs()
149 readl(ioaddr + DMA_CHAN_RX_CONTROL(channel)); in _dwmac4_dump_dma_regs()
151 readl(ioaddr + DMA_CHAN_TX_BASE_ADDR(channel)); in _dwmac4_dump_dma_regs()
153 readl(ioaddr + DMA_CHAN_RX_BASE_ADDR(channel)); in _dwmac4_dump_dma_regs()
[all …]
Ddwmac4_lib.c19 u32 value = readl(ioaddr + DMA_BUS_MODE); in dwmac4_dma_reset()
27 if (!(readl(ioaddr + DMA_BUS_MODE) & DMA_BUS_MODE_SFT_RESET)) in dwmac4_dma_reset()
50 u32 value = readl(ioaddr + DMA_CHAN_TX_CONTROL(chan)); in dwmac4_dma_start_tx()
55 value = readl(ioaddr + GMAC_CONFIG); in dwmac4_dma_start_tx()
62 u32 value = readl(ioaddr + DMA_CHAN_TX_CONTROL(chan)); in dwmac4_dma_stop_tx()
67 value = readl(ioaddr + GMAC_CONFIG); in dwmac4_dma_stop_tx()
74 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_start_rx()
80 value = readl(ioaddr + GMAC_CONFIG); in dwmac4_dma_start_rx()
87 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_stop_rx()
92 value = readl(ioaddr + GMAC_CONFIG); in dwmac4_dma_stop_rx()
[all …]
Ddwxgmac2_dma.c13 u32 value = readl(ioaddr + XGMAC_DMA_MODE); in dwxgmac2_dma_reset()
25 u32 value = readl(ioaddr + XGMAC_DMA_SYSBUS_MODE); in dwxgmac2_dma_init()
36 u32 value = readl(ioaddr + XGMAC_DMA_CH_CONTROL(chan)); in dwxgmac2_dma_init_chan()
52 value = readl(ioaddr + XGMAC_DMA_CH_RX_CONTROL(chan)); in dwxgmac2_dma_init_rx_chan()
67 value = readl(ioaddr + XGMAC_DMA_CH_TX_CONTROL(chan)); in dwxgmac2_dma_init_tx_chan()
78 u32 value = readl(ioaddr + XGMAC_DMA_SYSBUS_MODE); in dwxgmac2_dma_axi()
130 u32 value = readl(ioaddr + XGMAC_MTL_RXQ_OPMODE(channel)); in dwxgmac2_dma_rx_mode()
153 value = readl(ioaddr + XGMAC_MTL_QINTEN(channel)); in dwxgmac2_dma_rx_mode()
160 u32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel)); in dwxgmac2_dma_tx_mode()
211 value = readl(ioaddr + XGMAC_DMA_CH_TX_CONTROL(chan)); in dwxgmac2_dma_start_tx()
[all …]
Dstmmac_hwtstamp.c35 u32 value = readl(ioaddr + PTP_TCR); in config_sub_second_increment()
72 value = readl(ioaddr + PTP_TCR); in init_systime()
79 if (!(readl(ioaddr + PTP_TCR) & PTP_TCR_TSINIT)) in init_systime()
96 value = readl(ioaddr + PTP_TCR); in config_addend()
103 if (!(readl(ioaddr + PTP_TCR) & PTP_TCR_TSADDREG)) in config_addend()
127 value = readl(ioaddr + PTP_TCR); in adjust_systime()
139 value = readl(ioaddr + PTP_TCR); in adjust_systime()
146 if (!(readl(ioaddr + PTP_TCR) & PTP_TCR_TSUPDT)) in adjust_systime()
161 ns = readl(ioaddr + PTP_STNSR); in get_systime()
163 ns += readl(ioaddr + PTP_STSR) * 1000000000ULL; in get_systime()
/Linux-v4.19/drivers/video/fbdev/mbx/
Dmbxdebugfs.c30 s += sprintf(s, "SYSCFG = %08x\n", readl(SYSCFG)); in sysconf_read_file()
31 s += sprintf(s, "PFBASE = %08x\n", readl(PFBASE)); in sysconf_read_file()
32 s += sprintf(s, "PFCEIL = %08x\n", readl(PFCEIL)); in sysconf_read_file()
33 s += sprintf(s, "POLLFLAG = %08x\n", readl(POLLFLAG)); in sysconf_read_file()
34 s += sprintf(s, "SYSRST = %08x\n", readl(SYSRST)); in sysconf_read_file()
46 s += sprintf(s, "GSCTRL = %08x\n", readl(GSCTRL)); in gsctl_read_file()
47 s += sprintf(s, "VSCTRL = %08x\n", readl(VSCTRL)); in gsctl_read_file()
48 s += sprintf(s, "GBBASE = %08x\n", readl(GBBASE)); in gsctl_read_file()
49 s += sprintf(s, "VBBASE = %08x\n", readl(VBBASE)); in gsctl_read_file()
50 s += sprintf(s, "GDRCTRL = %08x\n", readl(GDRCTRL)); in gsctl_read_file()
[all …]
/Linux-v4.19/drivers/media/platform/s5p-jpeg/
Djpeg-hw-s5p.c25 reg = readl(regs + S5P_JPG_SW_RESET); in s5p_jpeg_reset()
29 reg = readl(regs + S5P_JPG_SW_RESET); in s5p_jpeg_reset()
48 reg = readl(regs + S5P_JPGCMOD); in s5p_jpeg_input_raw_mode()
63 reg = readl(regs + S5P_JPGMOD); in s5p_jpeg_proc_mode()
78 reg = readl(regs + S5P_JPGMOD); in s5p_jpeg_subsampling_mode()
86 return readl(regs + S5P_JPGMOD) & S5P_SUBSAMPLING_MODE_MASK; in s5p_jpeg_get_subsampling_mode()
93 reg = readl(regs + S5P_JPGDRI_U); in s5p_jpeg_dri()
98 reg = readl(regs + S5P_JPGDRI_L); in s5p_jpeg_dri()
108 reg = readl(regs + S5P_JPG_QTBL); in s5p_jpeg_qtbl()
118 reg = readl(regs + S5P_JPG_HTBL); in s5p_jpeg_htbl_ac()
[all …]
Djpeg-hw-exynos4.c23 reg = readl(base + EXYNOS4_JPEG_CNTL_REG); in exynos4_jpeg_sw_reset()
27 reg = readl(base + EXYNOS4_JPEG_CNTL_REG); in exynos4_jpeg_sw_reset()
39 reg = readl(base + EXYNOS4_JPEG_CNTL_REG); in exynos4_jpeg_set_enc_dec_mode()
70 reg = readl(base + EXYNOS4_IMG_FMT_REG) & in __exynos4_jpeg_set_img_fmt()
144 reg = readl(base + EXYNOS4_IMG_FMT_REG) & in __exynos4_jpeg_set_enc_out_fmt()
177 reg = readl(base + EXYNOS4_INT_EN_REG) & ~EXYNOS4_INT_EN_MASK; in exynos4_jpeg_set_interrupt()
180 reg = readl(base + EXYNOS4_INT_EN_REG) & in exynos4_jpeg_set_interrupt()
188 return readl(base + EXYNOS4_INT_STATUS_REG); in exynos4_jpeg_get_int_status()
193 return readl(base + EXYNOS4_FIFO_STATUS_REG); in exynos4_jpeg_get_fifo_status()
200 reg = readl(base + EXYNOS4_JPEG_CNTL_REG) & ~EXYNOS4_HUF_TBL_EN; in exynos4_jpeg_set_huf_table_enable()
[all …]
/Linux-v4.19/arch/unicore32/kernel/
Dtime.c29 writel(readl(OST_OIER) & ~OST_OIER_E0, OST_OIER); in puv3_ost0_interrupt()
30 writel(readl(OST_OSSR) & ~OST_OSSR_M0, OST_OSSR); in puv3_ost0_interrupt()
41 writel(readl(OST_OIER) | OST_OIER_E0, OST_OIER); in puv3_osmr0_set_next_event()
42 next = readl(OST_OSCR) + delta; in puv3_osmr0_set_next_event()
44 oscr = readl(OST_OSCR); in puv3_osmr0_set_next_event()
51 writel(readl(OST_OIER) & ~OST_OIER_E0, OST_OIER); in puv3_osmr0_shutdown()
52 writel(readl(OST_OSSR) & ~OST_OSSR_M0, OST_OSSR); in puv3_osmr0_shutdown()
67 return readl(OST_OSCR); in puv3_read_oscr()
111 osmr[0] = readl(OST_OSMR0); in puv3_timer_suspend()
112 osmr[1] = readl(OST_OSMR1); in puv3_timer_suspend()
[all …]
Dirq.c84 writel(readl(INTC_ICMR) & ~(1 << d->irq), INTC_ICMR); in puv3_low_gpio_mask()
89 writel(readl(INTC_ICMR) | (1 << d->irq), INTC_ICMR); in puv3_low_gpio_unmask()
95 writel(readl(PM_PWER) | (1 << d->irq), PM_PWER); in puv3_low_gpio_wake()
97 writel(readl(PM_PWER) & ~(1 << d->irq), PM_PWER); in puv3_low_gpio_wake()
119 mask = readl(GPIO_GEDR); in puv3_gpio_handler()
134 mask = readl(GPIO_GEDR); in puv3_gpio_handler()
156 writel(readl(GPIO_GRER) & ~mask, GPIO_GRER); in puv3_high_gpio_mask()
157 writel(readl(GPIO_GFER) & ~mask, GPIO_GFER); in puv3_high_gpio_mask()
173 writel(readl(PM_PWER) | PM_PWER_GPIOHIGH, PM_PWER); in puv3_high_gpio_wake()
175 writel(readl(PM_PWER) & ~PM_PWER_GPIOHIGH, PM_PWER); in puv3_high_gpio_wake()
[all …]
/Linux-v4.19/drivers/net/ethernet/samsung/sxgbe/
Dsxgbe_core.c29 regval = readl(ioaddr + SXGBE_CORE_TX_CONFIG_REG); in sxgbe_core_init()
37 regval = readl(ioaddr + SXGBE_CORE_RX_CONFIG_REG); in sxgbe_core_init()
57 lpi_status = readl(ioaddr + SXGBE_CORE_LPI_CTRL_STATUS); in sxgbe_get_lpi_status()
77 irq_status = readl(ioaddr + SXGBE_CORE_INT_STATUS_REG); in sxgbe_core_host_irq_status()
108 high_word = readl(ioaddr + SXGBE_CORE_ADD_HIGHOFFSET(reg_n)); in sxgbe_core_get_umac_addr()
109 low_word = readl(ioaddr + SXGBE_CORE_ADD_LOWOFFSET(reg_n)); in sxgbe_core_get_umac_addr()
124 tx_config = readl(ioaddr + SXGBE_CORE_TX_CONFIG_REG); in sxgbe_enable_tx()
136 rx_config = readl(ioaddr + SXGBE_CORE_RX_CONFIG_REG); in sxgbe_enable_rx()
146 return readl(ioaddr + SXGBE_CORE_VERSION_REG); in sxgbe_get_controller_version()
153 return readl(ioaddr + (SXGBE_CORE_HW_FEA_REG(feature_index))); in sxgbe_get_hw_feature()
[all …]
Dsxgbe_mtl.c28 reg_val = readl(ioaddr + SXGBE_MTL_OP_MODE_REG); in sxgbe_mtl_init()
71 reg_val = readl(ioaddr + SXGBE_MTL_TXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_set_txfifosize()
83 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_set_rxfifosize()
92 reg_val = readl(ioaddr + SXGBE_MTL_TXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_enable_txqueue()
101 reg_val = readl(ioaddr + SXGBE_MTL_TXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_disable_txqueue()
111 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fc_active()
122 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fc_enable()
132 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fc_deactive()
143 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fep_enable()
153 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fep_disable()
[all …]
/Linux-v4.19/drivers/gpu/drm/bridge/analogix/
Danalogix_dp_reg.c35 reg = readl(dp->reg_base + ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_enable_video_mute()
39 reg = readl(dp->reg_base + ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_enable_video_mute()
49 reg = readl(dp->reg_base + ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_stop_video()
203 reg = readl(dp->reg_base + ANALOGIX_DP_COMMON_INT_MASK_4); in analogix_dp_mute_hpd_interrupt()
207 reg = readl(dp->reg_base + ANALOGIX_DP_INT_STA_MASK); in analogix_dp_mute_hpd_interrupt()
228 reg = readl(dp->reg_base + ANALOGIX_DP_DEBUG_CTL); in analogix_dp_get_pll_lock_status()
246 reg = readl(dp->reg_base + pd_addr); in analogix_dp_set_pll_power_down()
272 reg = readl(dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
281 reg = readl(dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
291 reg = readl(dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
[all …]
/Linux-v4.19/drivers/scsi/bfa/
Dbfa_ioc_ct.c68 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_lock()
75 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_lock()
82 ioc_fwstate = readl(ioc->ioc_regs.ioc_fwstate); in bfa_ioc_ct_firmware_lock()
95 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_lock()
106 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_lock()
121 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_unlock()
128 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_unlock()
142 readl(ioc->ioc_regs.ll_halt); in bfa_ioc_ct_notify_fail()
143 readl(ioc->ioc_regs.alt_ll_halt); in bfa_ioc_ct_notify_fail()
146 readl(ioc->ioc_regs.err_set); in bfa_ioc_ct_notify_fail()
[all …]
/Linux-v4.19/drivers/phy/mediatek/
Dphy-mtk-tphy.c333 tmp = readl(com + U3P_USBPHYACR5); in hs_slew_rate_calibrate()
339 tmp = readl(fmreg + U3P_U2FREQ_FMMONR1); in hs_slew_rate_calibrate()
344 tmp = readl(fmreg + U3P_U2FREQ_FMCR0); in hs_slew_rate_calibrate()
353 tmp = readl(fmreg + U3P_U2FREQ_FMCR0); in hs_slew_rate_calibrate()
361 fm_out = readl(fmreg + U3P_U2FREQ_VALUE); in hs_slew_rate_calibrate()
364 tmp = readl(fmreg + U3P_U2FREQ_FMCR0); in hs_slew_rate_calibrate()
369 tmp = readl(fmreg + U3P_U2FREQ_FMMONR1); in hs_slew_rate_calibrate()
387 tmp = readl(com + U3P_USBPHYACR5); in hs_slew_rate_calibrate()
393 tmp = readl(com + U3P_USBPHYACR5); in hs_slew_rate_calibrate()
405 tmp = readl(u3_banks->spllc + U3P_SPLLC_XTALCTL3); in u3_phy_instance_init()
[all …]
/Linux-v4.19/drivers/ata/
Dahci_xgene.c108 readl(ctx->csr_diag + CFG_MEM_RAM_SHUTDOWN); /* Force a barrier */ in xgene_ahci_init_memram()
110 if (readl(ctx->csr_diag + BLOCK_MEM_RDY) != 0xFFFFFFFF) { in xgene_ahci_init_memram()
176 fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
178 fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
216 port_fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_qc_issue()
239 return (readl(diagcsr + CFG_MEM_RAM_SHUTDOWN) == 0 && in xgene_ahci_is_memram_inited()
240 readl(diagcsr + BLOCK_MEM_RDY) == 0xFFFFFFFF); in xgene_ahci_is_memram_inited()
287 val = readl(mmio + PORTCFG); in xgene_ahci_set_phy_cfg()
290 readl(mmio + PORTCFG); /* Force a barrier */ in xgene_ahci_set_phy_cfg()
293 readl(mmio + PORTPHY1CFG); /* Force a barrier */ in xgene_ahci_set_phy_cfg()
[all …]
Dsata_sx4.c509 readl(dimm_mmio); /* MMIO PCI posting flush */ in pdc20621_dma_prep()
544 readl(dimm_mmio); /* MMIO PCI posting flush */ in pdc20621_nodata_prep()
575 readl(mmio + PDC_20621_SEQCTL + (seq * 4)); /* flush */ in __pdc20621_push_hdma()
578 readl(mmio + PDC_HDMA_PKT_SUBMIT); /* flush */ in __pdc20621_push_hdma()
628 printk(KERN_ERR "HDMA[0] == 0x%08X\n", readl(dimm_mmio)); in pdc20621_dump_hdma()
629 printk(KERN_ERR "HDMA[1] == 0x%08X\n", readl(dimm_mmio + 4)); in pdc20621_dump_hdma()
630 printk(KERN_ERR "HDMA[2] == 0x%08X\n", readl(dimm_mmio + 8)); in pdc20621_dump_hdma()
631 printk(KERN_ERR "HDMA[3] == 0x%08X\n", readl(dimm_mmio + 12)); in pdc20621_dump_hdma()
668 readl(mmio + PDC_20621_SEQCTL + (seq * 4)); /* flush */ in pdc20621_packet_start()
672 readl(ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); in pdc20621_packet_start()
[all …]
/Linux-v4.19/drivers/net/ethernet/brocade/bna/
Dbfa_ioc_ct.c133 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_lock()
145 ioc_fwstate = readl(ioc->ioc_regs.ioc_fwstate); in bfa_ioc_ct_firmware_lock()
186 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_unlock()
202 readl(ioc->ioc_regs.ll_halt); in bfa_ioc_ct_notify_fail()
203 readl(ioc->ioc_regs.alt_ll_halt); in bfa_ioc_ct_notify_fail()
385 r32 = readl(rb + FNC_PERS_REG); in bfa_ioc_ct_map_port()
397 r32 = readl(rb + CT2_HOSTFN_PERSONALITY0); in bfa_ioc_ct2_map_port()
408 r32 = readl(rb + FNC_PERS_REG); in bfa_ioc_ct_isr_mode_set()
435 r32 = readl(ioc->ioc_regs.lpu_read_stat); in bfa_ioc_ct2_lpu_read_stat()
458 r32 = readl(rb + HOSTFN_MSIX_VT_OFST_NUMVT); in bfa_nw_ioc_ct2_poweron()
[all …]
/Linux-v4.19/drivers/i2c/busses/
Di2c-pxa.c301 readl(_ISR(i2c)), readl(_ICR(i2c)), readl(_IBMR(i2c))); in i2c_pxa_show_state()
316 readl(_IBMR(i2c)), readl(_IDBR(i2c)), readl(_ICR(i2c)), in i2c_pxa_scream_blue_murder()
317 readl(_ISR(i2c))); in i2c_pxa_scream_blue_murder()
341 return !(readl(_ICR(i2c)) & ICR_SCLE); in i2c_pxa_is_slavemode()
353 while ((i > 0) && (readl(_IBMR(i2c)) & 0x1) == 0) { in i2c_pxa_abort()
354 unsigned long icr = readl(_ICR(i2c)); in i2c_pxa_abort()
367 writel(readl(_ICR(i2c)) & ~(ICR_MA | ICR_START | ICR_STOP), in i2c_pxa_abort()
375 while (timeout-- && readl(_ISR(i2c)) & (ISR_IBB | ISR_UB)) { in i2c_pxa_wait_bus_not_busy()
376 if ((readl(_ISR(i2c)) & ISR_SAD) != 0) in i2c_pxa_wait_bus_not_busy()
396 __func__, (long)jiffies, readl(_ISR(i2c)), readl(_ICR(i2c)), readl(_IBMR(i2c))); in i2c_pxa_wait_master()
[all …]
/Linux-v4.19/drivers/media/platform/exynos4-is/
Dfimc-lite-reg.c28 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
33 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
45 u32 cfg = readl(dev->regs + FLITE_REG_CISTATUS); in flite_hw_clear_pending_irq()
52 u32 intsrc = readl(dev->regs + FLITE_REG_CISTATUS); in flite_hw_get_interrupt_source()
59 u32 cfg = readl(dev->regs + FLITE_REG_CISTATUS2); in flite_hw_clear_last_capture_end()
80 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_set_interrupt_mask()
88 u32 cfg = readl(dev->regs + FLITE_REG_CIIMGCPT); in flite_hw_capture_start()
95 u32 cfg = readl(dev->regs + FLITE_REG_CIIMGCPT); in flite_hw_capture_stop()
106 u32 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_set_test_pattern()
147 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_set_source_format()
[all …]
/Linux-v4.19/drivers/rtc/
Drtc-ftrtc010.c80 sec = readl(rtc->rtc_base + FTRTC010_RTC_SECOND); in ftrtc010_rtc_read_time()
81 min = readl(rtc->rtc_base + FTRTC010_RTC_MINUTE); in ftrtc010_rtc_read_time()
82 hour = readl(rtc->rtc_base + FTRTC010_RTC_HOUR); in ftrtc010_rtc_read_time()
83 days = readl(rtc->rtc_base + FTRTC010_RTC_DAYS); in ftrtc010_rtc_read_time()
84 offset = readl(rtc->rtc_base + FTRTC010_RTC_RECORD); in ftrtc010_rtc_read_time()
101 sec = readl(rtc->rtc_base + FTRTC010_RTC_SECOND); in ftrtc010_rtc_set_time()
102 min = readl(rtc->rtc_base + FTRTC010_RTC_MINUTE); in ftrtc010_rtc_set_time()
103 hour = readl(rtc->rtc_base + FTRTC010_RTC_HOUR); in ftrtc010_rtc_set_time()
104 day = readl(rtc->rtc_base + FTRTC010_RTC_DAYS); in ftrtc010_rtc_set_time()
174 sec = readl(rtc->rtc_base + FTRTC010_RTC_SECOND); in ftrtc010_rtc_probe()
[all …]
/Linux-v4.19/drivers/usb/early/
Dehci-dbgp.c81 dbgp_printk(" Debug control: %08x", readl(&ehci_debug->control)); in dbgp_ehci_status()
82 dbgp_printk(" ehci cmd : %08x", readl(&ehci_regs->command)); in dbgp_ehci_status()
84 readl(&ehci_regs->configured_flag)); in dbgp_ehci_status()
85 dbgp_printk(" ehci status : %08x", readl(&ehci_regs->status)); in dbgp_ehci_status()
87 readl(&ehci_regs->port_status[dbgp_phys_port - 1])); in dbgp_ehci_status()
167 ctrl = readl(&ehci_debug->control); in dbgp_wait_until_complete()
208 pids = readl(&ehci_debug->pids); in dbgp_wait_until_done()
262 lo = readl(&ehci_debug->data03); in dbgp_get_data()
263 hi = readl(&ehci_debug->data47); in dbgp_get_data()
282 pids = readl(&ehci_debug->pids); in dbgp_bulk_write()
[all …]
/Linux-v4.19/arch/arm/mach-dove/
Dmpp.c63 readl(DOVE_MPP_CTRL4_VIRT_BASE)); in dove_mpp_dump_regs()
66 readl(DOVE_PMU_MPP_GENERAL_CTRL)); in dove_mpp_dump_regs()
68 pr_debug("MPP_GENERAL: %08x\n", readl(DOVE_MPP_GENERAL_VIRT_BASE)); in dove_mpp_dump_regs()
73 u32 mpp_gen_cfg = readl(DOVE_MPP_GENERAL_VIRT_BASE); in dove_mpp_cfg_nfc()
84 u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); in dove_mpp_cfg_au1()
85 u32 ssp_ctrl1 = readl(DOVE_SSP_CTRL_STATUS_1); in dove_mpp_cfg_au1()
86 u32 mpp_gen_ctrl = readl(DOVE_MPP_GENERAL_VIRT_BASE); in dove_mpp_cfg_au1()
87 u32 global_cfg_2 = readl(DOVE_GLOBAL_CONFIG_2); in dove_mpp_cfg_au1()
124 u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); in dove_mpp_conf_grp()
/Linux-v4.19/drivers/clk/mediatek/
Dclk-pll.c64 return (readl(pll->base_addr + REG_CON0) & CON0_BASE_EN) != 0; in mtk_pll_is_prepared()
97 pll_en = readl(pll->base_addr + REG_CON0) & CON0_BASE_EN; in mtk_pll_set_rate_regs()
100 val = readl(pll->pd_addr); in mtk_pll_set_rate_regs()
107 val = readl(pll->pcw_addr); in mtk_pll_set_rate_regs()
116 con1 = readl(pll->base_addr + REG_CON1); in mtk_pll_set_rate_regs()
193 postdiv = (readl(pll->pd_addr) >> pll->data->pd_shift) & POSTDIV_MASK; in mtk_pll_recalc_rate()
196 pcw = readl(pll->pcw_addr) >> pll->data->pcw_shift; in mtk_pll_recalc_rate()
219 r = readl(pll->pwr_addr) | CON0_PWR_ON; in mtk_pll_prepare()
223 r = readl(pll->pwr_addr) & ~CON0_ISO_EN; in mtk_pll_prepare()
227 r = readl(pll->base_addr + REG_CON0); in mtk_pll_prepare()
[all …]
/Linux-v4.19/drivers/phy/marvell/
Dphy-mvebu-cp110-comphy.c202 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG0(lane->id)); in mvebu_comphy_ethernet_init_reset()
223 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG1(lane->id)); in mvebu_comphy_ethernet_init_reset()
230 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG1(lane->id)); in mvebu_comphy_ethernet_init_reset()
244 val = readl(priv->base + MVEBU_COMPHY_MISC_CTRL0(lane->id)); in mvebu_comphy_ethernet_init_reset()
251 val = readl(priv->base + MVEBU_COMPHY_PWRPLL_CTRL(lane->id)); in mvebu_comphy_ethernet_init_reset()
258 val = readl(priv->base + MVEBU_COMPHY_LOOPBACK(lane->id)); in mvebu_comphy_ethernet_init_reset()
271 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG0(lane->id)); in mvebu_comphy_init_plls()
288 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG1(lane->id)); in mvebu_comphy_init_plls()
299 val = readl(priv->base + MVEBU_COMPHY_SERDES_CFG1(lane->id)); in mvebu_comphy_init_plls()
314 val = readl(priv->base + MVEBU_COMPHY_RX_CTRL1(lane->id)); in mvebu_comphy_set_mode_sgmii()
[all …]

12345678910>>...71