Home
last modified time | relevance | path

Searched +full:static +full:- +full:enable (Results 1 – 25 of 1214) sorted by relevance

12345678910>>...49

/Linux-v5.10/arch/mips/bcm63xx/
Dclk.c28 static DEFINE_MUTEX(clocks_mutex);
31 static void clk_enable_unlocked(struct clk *clk) in clk_enable_unlocked()
33 if (clk->set && (clk->usage++) == 0) in clk_enable_unlocked()
34 clk->set(clk, 1); in clk_enable_unlocked()
37 static void clk_disable_unlocked(struct clk *clk) in clk_disable_unlocked()
39 if (clk->set && (--clk->usage) == 0) in clk_disable_unlocked()
40 clk->set(clk, 0); in clk_disable_unlocked()
43 static void bcm_hwclock_set(u32 mask, int enable) in bcm_hwclock_set() argument
48 if (enable) in bcm_hwclock_set()
58 static void enet_misc_set(struct clk *clk, int enable) in enet_misc_set() argument
[all …]
/Linux-v5.10/arch/mips/alchemy/common/
Dusb.c1 // SPDX-License-Identifier: GPL-2.0-only
20 #include <asm/mach-au1x00/au1000.h>
28 #define USBHEN_RD (1 << 4) /* OHCI reset-done indicator */
29 #define USBHEN_CE (1 << 3) /* OHCI block clock enable */
30 #define USBHEN_E (1 << 2) /* OHCI block enable */
32 #define USBHEN_BE (1 << 0) /* OHCI Big-Endian */
35 #define USBCFG_PFEN (1 << 31) /* prefetch enable (undoc) */
40 #define USBCFG_UCE (1 << 18) /* UDC clock enable */
41 #define USBCFG_ECE (1 << 17) /* EHCI clock enable */
42 #define USBCFG_OCE (1 << 16) /* OHCI clock enable */
[all …]
/Linux-v5.10/arch/powerpc/kernel/
Dsecurity.c1 // SPDX-License-Identifier: GPL-2.0+
14 #include <asm/asm-prototypes.h>
15 #include <asm/code-patching.h>
29 static enum branch_cache_flush_type count_cache_flush_type = BRANCH_CACHE_FLUSH_NONE;
30 static enum branch_cache_flush_type link_stack_flush_type = BRANCH_CACHE_FLUSH_NONE;
33 static bool no_nospec;
34 static bool btb_flush_enabled;
36 static bool no_spectrev2;
39 static void enable_barrier_nospec(bool enable) in enable_barrier_nospec() argument
41 barrier_nospec_enabled = enable; in enable_barrier_nospec()
[all …]
Dsetup_64.c1 // SPDX-License-Identifier: GPL-2.0-or-later
61 #include <asm/code-patching.h>
66 #include <asm/feature-fixups.h>
99 * If we boot via kdump on a non-primary thread, in setup_tlb_core_data()
106 paca_ptrs[cpu]->tcd_ptr = &paca_ptrs[first]->tcd; in setup_tlb_core_data()
124 static char *smt_enabled_cmdline;
126 /* Look for ibm,smt-enabled OF option */
153 smt_option = of_get_property(dn, "ibm,smt-enabled", in check_smt_enabled()
168 /* Look for smt-enabled= cmdline option */
169 static int __init early_smt_enabled(char *p) in early_smt_enabled()
[all …]
/Linux-v5.10/drivers/clk/bcm/
Dclk-sr.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/clk-provider.h>
11 #include <dt-bindings/clock/bcm-sr.h>
12 #include "clk-iproc.h"
34 static const struct iproc_pll_ctrl sr_genpll0 = {
47 static const struct iproc_clk_ctrl sr_genpll0_clk[] = {
51 .enable = ENABLE_VAL(0x4, 6, 0, 12),
57 .enable = ENABLE_VAL(0x4, 7, 1, 13),
63 .enable = ENABLE_VAL(0x4, 8, 2, 14),
69 .enable = ENABLE_VAL(0x4, 9, 3, 15),
[all …]
Dclk-ns2.c16 #include <linux/clk-provider.h>
21 #include <dt-bindings/clock/bcm-ns2.h>
22 #include "clk-iproc.h"
41 static const struct iproc_pll_ctrl genpll_scr = {
53 static const struct iproc_clk_ctrl genpll_scr_clk[] = {
61 .enable = ENABLE_VAL(0x0, 18, 12, 0),
67 .enable = ENABLE_VAL(0x0, 19, 13, 0),
73 .enable = ENABLE_VAL(0x0, 20, 14, 0),
79 .enable = ENABLE_VAL(0x0, 21, 15, 0),
85 .enable = ENABLE_VAL(0x0, 22, 16, 0),
[all …]
Dclk-cygnus.c16 #include <linux/clk-provider.h>
23 #include <dt-bindings/clock/bcm-cygnus.h>
24 #include "clk-iproc.h"
51 static void __init cygnus_armpll_init(struct device_node *node) in cygnus_armpll_init()
55 CLK_OF_DECLARE(cygnus_armpll, "brcm,cygnus-armpll", cygnus_armpll_init);
57 static const struct iproc_pll_ctrl genpll = {
71 static const struct iproc_clk_ctrl genpll_clk[] = {
75 .enable = ENABLE_VAL(0x4, 6, 0, 12),
81 .enable = ENABLE_VAL(0x4, 7, 1, 13),
87 .enable = ENABLE_VAL(0x4, 8, 2, 14),
[all …]
/Linux-v5.10/drivers/fpga/
Daltera-hps2fpga.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2016 Altera Corporation, All Rights Reserved.
8 * fpga: altera-hps2fpga: fix HPS2FPGA bridge visibility to L3 masters
9 * Signed-off-by: Anatolij Gustschin <agust@denx.de>
19 * reprogramming the FPGA and re-enabled after the FPGA has been programmed.
23 #include <linux/fpga/fpga-bridge.h>
49 static int alt_hps2fpga_enable_show(struct fpga_bridge *bridge) in alt_hps2fpga_enable_show()
51 struct altera_hps2fpga_data *priv = bridge->priv; in alt_hps2fpga_enable_show()
53 return reset_control_status(priv->bridge_reset); in alt_hps2fpga_enable_show()
57 static unsigned int l3_remap_shadow;
[all …]
Daltera-fpga2sdram.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2016 Altera Corporation, All Rights Reserved.
23 * reprogramming the FPGA and re-enabled after the FPGA has been programmed.
26 #include <linux/fpga/fpga-bridge.h>
56 static int alt_fpga2sdram_enable_show(struct fpga_bridge *bridge) in alt_fpga2sdram_enable_show()
58 struct alt_fpga2sdram_data *priv = bridge->priv; in alt_fpga2sdram_enable_show()
61 regmap_read(priv->sdrctl, ALT_SDR_CTL_FPGAPORTRST_OFST, &value); in alt_fpga2sdram_enable_show()
63 return (value & priv->mask) == priv->mask; in alt_fpga2sdram_enable_show()
66 static inline int _alt_fpga2sdram_enable_set(struct alt_fpga2sdram_data *priv, in _alt_fpga2sdram_enable_set()
67 bool enable) in _alt_fpga2sdram_enable_set() argument
[all …]
/Linux-v5.10/sound/soc/codecs/
Dab8500-codec.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) ST-Ericsson SA 2012
8 * for ST-Ericsson.
14 * for ST-Ericsson.
31 #include <linux/mfd/abx500/ab8500-sysctrl.h>
32 #include <linux/mfd/abx500/ab8500-codec.h>
41 #include <sound/soc-dapm.h>
44 #include "ab8500-codec.h"
58 /* Nr of FIR/IIR-coeff banks in ANC-block */
79 static const char * const enum_sid_state[] = {
[all …]
Dmt6358.c1 // SPDX-License-Identifier: GPL-2.0
3 // mt6358.c -- mt6358 ALSA SoC audio codec driver
107 priv->mtkaif_protocol = mtkaif_protocol; in mt6358_set_mtkaif_protocol()
111 static void playback_gpio_set(struct mt6358_priv *priv) in playback_gpio_set()
114 regmap_update_bits(priv->regmap, MT6358_GPIO_MODE2_CLR, in playback_gpio_set()
116 regmap_update_bits(priv->regmap, MT6358_GPIO_MODE2_SET, in playback_gpio_set()
118 regmap_update_bits(priv->regmap, MT6358_GPIO_MODE2, in playback_gpio_set()
122 static void playback_gpio_reset(struct mt6358_priv *priv) in playback_gpio_reset()
129 regmap_update_bits(priv->regmap, MT6358_GPIO_MODE2_CLR, in playback_gpio_reset()
131 regmap_update_bits(priv->regmap, MT6358_GPIO_MODE2, in playback_gpio_reset()
[all …]
Dak4535.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * ak4535.c -- AK4535 ALSA Soc Audio driver
37 static const struct reg_default ak4535_reg_defaults[] = {
55 static bool ak4535_volatile(struct device *dev, unsigned int reg) in ak4535_volatile()
65 static const char *ak4535_mono_gain[] = {"+6dB", "-17dB"};
66 static const char *ak4535_mono_out[] = {"(L + R)/2", "Hi-Z"};
67 static const char *ak4535_hp_out[] = {"Stereo", "Mono"};
68 static const char *ak4535_deemp[] = {"44.1kHz", "Off", "48kHz", "32kHz"};
69 static const char *ak4535_mic_select[] = {"Internal", "External"};
71 static const struct soc_enum ak4535_enum[] = {
[all …]
/Linux-v5.10/drivers/media/platform/davinci/
Dvpif.h4 * Copyright (C) 2009 Texas Instruments Incorporated - https://www.ti.com/
137 static inline void vpif_set_bit(u32 reg, u32 bit) in vpif_set_bit()
142 static inline void vpif_clr_bit(u32 reg, u32 bit) in vpif_clr_bit()
153 ((((0xFFFFFFFF) << (32 - bits)) >> (32 - bits)) << pos)
191 /* bit position of clock and channel enable in vpif_chn_ctrl register */
270 /* inline function to enable/disable channel0 */
271 static inline void enable_channel0(int enable) in enable_channel0() argument
273 if (enable) in enable_channel0()
279 /* inline function to enable/disable channel1 */
280 static inline void enable_channel1(int enable) in enable_channel1() argument
[all …]
/Linux-v5.10/drivers/gpu/drm/i915/display/
Dintel_fifo_underrun.c54 static bool ivb_can_enable_err_int(struct drm_device *dev) in ivb_can_enable_err_int()
60 lockdep_assert_held(&dev_priv->irq_lock); in ivb_can_enable_err_int()
65 if (crtc->cpu_fifo_underrun_disabled) in ivb_can_enable_err_int()
72 static bool cpt_can_enable_serr_int(struct drm_device *dev) in cpt_can_enable_serr_int()
78 lockdep_assert_held(&dev_priv->irq_lock); in cpt_can_enable_serr_int()
83 if (crtc->pch_fifo_underrun_disabled) in cpt_can_enable_serr_int()
90 static void i9xx_check_fifo_underruns(struct intel_crtc *crtc) in i9xx_check_fifo_underruns()
92 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); in i9xx_check_fifo_underruns()
93 i915_reg_t reg = PIPESTAT(crtc->pipe); in i9xx_check_fifo_underruns()
96 lockdep_assert_held(&dev_priv->irq_lock); in i9xx_check_fifo_underruns()
[all …]
/Linux-v5.10/drivers/media/rc/
Drc-loopback.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Loopback driver for rc-core,
8 * which is useful for (scripted) debugging of rc-core without
16 #include <media/rc-core.h>
18 #define DRIVER_NAME "rc-loopback"
23 static bool debug;
37 static struct loopback_dev loopdev;
39 static int loop_set_tx_mask(struct rc_dev *dev, u32 mask) in loop_set_tx_mask()
41 struct loopback_dev *lodev = dev->priv; in loop_set_tx_mask()
45 return -EINVAL; in loop_set_tx_mask()
[all …]
/Linux-v5.10/drivers/acpi/
Dosi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * osi.c - _OSI implementation
27 bool enable; member
30 static struct acpi_osi_config {
40 static struct acpi_osi_config osi_config;
41 static struct acpi_osi_entry
48 * Linux-Dell-Video is used by BIOS to disable RTD3 for NVidia graphics
55 {"Linux-Dell-Video", true},
57 * Linux-Lenovo-NV-HDMI-Audio is used by BIOS to power on NVidia's HDMI
58 * audio device which is turned off for power-saving in Windows OS.
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/amdgpu/
Dnbio_v7_0.c36 static void nbio_v7_0_remap_hdp_registers(struct amdgpu_device *adev) in nbio_v7_0_remap_hdp_registers()
39 adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL); in nbio_v7_0_remap_hdp_registers()
41 adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_REG_FLUSH_CNTL); in nbio_v7_0_remap_hdp_registers()
44 static u32 nbio_v7_0_get_rev_id(struct amdgpu_device *adev) in nbio_v7_0_get_rev_id()
54 static void nbio_v7_0_mc_access_enable(struct amdgpu_device *adev, bool enable) in nbio_v7_0_mc_access_enable() argument
56 if (enable) in nbio_v7_0_mc_access_enable()
63 static void nbio_v7_0_hdp_flush(struct amdgpu_device *adev, in nbio_v7_0_hdp_flush()
66 if (!ring || !ring->funcs->emit_wreg) in nbio_v7_0_hdp_flush()
67 WREG32_NO_KIQ((adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) >> 2, 0); in nbio_v7_0_hdp_flush()
69 …amdgpu_ring_emit_wreg(ring, (adev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL) >> … in nbio_v7_0_hdp_flush()
[all …]
Dnbio_v6_1.c33 static u32 nbio_v6_1_get_rev_id(struct amdgpu_device *adev) in nbio_v6_1_get_rev_id()
43 static void nbio_v6_1_mc_access_enable(struct amdgpu_device *adev, bool enable) in nbio_v6_1_mc_access_enable() argument
45 if (enable) in nbio_v6_1_mc_access_enable()
53 static void nbio_v6_1_hdp_flush(struct amdgpu_device *adev, in nbio_v6_1_hdp_flush()
56 if (!ring || !ring->funcs->emit_wreg) in nbio_v6_1_hdp_flush()
65 static u32 nbio_v6_1_get_memsize(struct amdgpu_device *adev) in nbio_v6_1_get_memsize()
70 static void nbio_v6_1_sdma_doorbell_range(struct amdgpu_device *adev, int instance, in nbio_v6_1_sdma_doorbell_range()
88 static void nbio_v6_1_enable_doorbell_aperture(struct amdgpu_device *adev, in nbio_v6_1_enable_doorbell_aperture()
89 bool enable) in nbio_v6_1_enable_doorbell_aperture() argument
91 WREG32_FIELD15(NBIO, 0, RCC_PF_0_0_RCC_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, enable ? 1 : 0); in nbio_v6_1_enable_doorbell_aperture()
[all …]
/Linux-v5.10/arch/powerpc/include/asm/
Dsetup.h1 /* SPDX-License-Identifier: GPL-2.0 */
38 static inline bool pseries_enable_reloc_on_exc(void) { return false; } in pseries_enable_reloc_on_exc()
39 static inline void pseries_disable_reloc_on_exc(void) {} in pseries_disable_reloc_on_exc()
40 static inline void pseries_big_endian_exceptions(void) {} in pseries_big_endian_exceptions()
41 static inline void pseries_little_endian_exceptions(void) {} in pseries_little_endian_exceptions()
44 void rfi_flush_enable(bool enable);
54 void setup_rfi_flush(enum l1d_flush_type, bool enable);
55 void setup_entry_flush(bool enable);
56 void setup_uaccess_flush(bool enable);
61 static inline void setup_barrier_nospec(void) { }; in setup_barrier_nospec()
[all …]
/Linux-v5.10/drivers/ptp/
Dptp_sysfs.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * PTP 1588 clock support - sysfs interface.
12 static ssize_t clock_name_show(struct device *dev, in clock_name_show()
16 return snprintf(page, PAGE_SIZE-1, "%s\n", ptp->info->name); in clock_name_show()
18 static DEVICE_ATTR_RO(clock_name);
21 static ssize_t var##_show(struct device *dev, \
25 return snprintf(page, PAGE_SIZE-1, "%d\n", ptp->info->var); \
27 static DEVICE_ATTR(name, 0444, var##_show, NULL);
36 static ssize_t extts_enable_store(struct device *dev, in extts_enable_store()
41 struct ptp_clock_info *ops = ptp->info; in extts_enable_store()
[all …]
/Linux-v5.10/drivers/net/ethernet/ti/
Dcpts.h1 /* SPDX-License-Identifier: GPL-2.0+ */
30 u32 ts_load_en; /* Time stamp load enable */
34 u32 int_enable; /* Time sync interrupt enable */
52 #define HW4_TS_PUSH_EN (1<<11) /* Hardware push 4 enable */
53 #define HW3_TS_PUSH_EN (1<<10) /* Hardware push 3 enable */
54 #define HW2_TS_PUSH_EN (1<<9) /* Hardware push 2 enable */
55 #define HW1_TS_PUSH_EN (1<<8) /* Hardware push 1 enable */
57 #define CPTS_EN (1<<0) /* Time Sync Enable */
65 #define TS_PEND_RAW (1<<0) /* int read (before enable) */
66 #define TS_PEND (1<<0) /* masked interrupt read (after enable) */
[all …]
/Linux-v5.10/drivers/gpu/drm/bridge/
Dsimple-bridge.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2015-2016 Free Electrons
4 * Copyright (C) 2015-2016 NextThing Co
6 * Maxime Ripard <maxime.ripard@free-electrons.com>
34 struct gpio_desc *enable; member
37 static inline struct simple_bridge *
43 static inline struct simple_bridge *
49 static int simple_bridge_get_modes(struct drm_connector *connector) in simple_bridge_get_modes()
55 if (sbridge->next_bridge->ops & DRM_BRIDGE_OP_EDID) { in simple_bridge_get_modes()
56 edid = drm_bridge_get_edid(sbridge->next_bridge, connector); in simple_bridge_get_modes()
[all …]
/Linux-v5.10/drivers/media/i2c/
Dsaa7127.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * saa7127 - Philips SAA7127/SAA7129 video encoder driver
9 * Copyright (C) 2000-2001 Gillem <htoa@gmx.net>
12 * Based on Stadis 4:2:2 MPEG-2 Decoder Driver by Nathan Laredo
32 * macrovision anti-taping support. This driver will almost certainly
33 * work fine for those chips, except of course for the missing anti-taping
43 #include <media/v4l2-device.h>
46 static int debug;
47 static int test_image;
54 MODULE_PARM_DESC(debug, "debug level (0-2)");
[all …]
/Linux-v5.10/drivers/gpu/drm/radeon/
Dradeon_drv.c57 * - 2.0.0 - initial interface
58 * - 2.1.0 - add square tiling interface
59 * - 2.2.0 - add r6xx/r7xx const buffer support
60 * - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs
61 * - 2.4.0 - add crtc id query
62 * - 2.5.0 - add get accel 2 to work around ddx breakage for evergreen
63 * - 2.6.0 - add tiling config query (r6xx+), add initial HiZ support (r300->r500)
64 * 2.7.0 - fixups for r600 2D tiling support. (no external ABI change), add eg dyn gpr regs
65 …* 2.8.0 - pageflip support, r500 US_FORMAT regs. r500 ARGB2101010 colorbuf, r300->r500 CMASK, cl…
66 * 2.9.0 - r600 tiling (s3tc,rgtc) working, SET_PREDICATION packet 3 on r600 + eg, backend query
[all …]
/Linux-v5.10/drivers/rtc/
Drtc-ab-b5ze-s3.c1 // SPDX-License-Identifier: GPL-2.0+
3 * rtc-ab-b5ze-s3 - Driver for Abracon AB-RTCMC-32.768Khz-B5ZE-S3
10 * https://www.abracon.com/realtimeclock/AB-RTCMC-32.768kHz-B5ZE-S3-Application-Manual.pdf
12 * This work is based on ISL12057 driver (drivers/rtc/rtc-isl12057.c).
24 #define DRV_NAME "rtc-ab-b5ze-s3"
28 #define ABB5ZES3_REG_CTRL1_CIE BIT(0) /* Pulse interrupt enable */
29 #define ABB5ZES3_REG_CTRL1_AIE BIT(1) /* Alarm interrupt enable */
30 #define ABB5ZES3_REG_CTRL1_SIE BIT(2) /* Second interrupt enable */
33 #define ABB5ZES3_REG_CTRL1_STOP BIT(5) /* RTC circuit enable */
37 #define ABB5ZES3_REG_CTRL2_CTBIE BIT(0) /* Countdown timer B int. enable */
[all …]

12345678910>>...49