Home
last modified time | relevance | path

Searched +full:0 +full:x02c00000 (Results 1 – 15 of 15) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra186-mc.yaml27 pattern: "^memory-controller@[0-9a-f]+$"
62 "^external-memory-controller@[0-9a-f]+$":
95 const: 0
244 reg = <0x0 0x02c00000 0x0 0x10000>, /* MC-SID */
245 <0x0 0x02c10000 0x0 0x10000>, /* Broadcast channel */
246 <0x0 0x02c20000 0x0 0x10000>, /* MC0 */
247 <0x0 0x02c30000 0x0 0x10000>, /* MC1 */
248 <0x0 0x02c40000 0x0 0x10000>, /* MC2 */
249 <0x0 0x02c50000 0x0 0x10000>; /* MC3 */
256 ranges = <0x0 0x02c00000 0x0 0x02c00000 0x0 0xb0000>;
[all …]
/Linux-v6.1/include/soc/fsl/qe/
Dqe.h32 QE_CLK_NONE = 0,
131 return 0; in cpm_muram_dma()
226 return 0; in qe_alive_during_sleep()
270 u8 split; /* 0 = shared I-RAM, 1 = split I-RAM */
283 __be32 traps[16]; /* Trap addresses, 0 == ignore */
327 #define BD_STATUS_MASK 0xffff0000
328 #define BD_LENGTH_MASK 0x0000ffff
336 #define QE_RISC_ALLOCATION_RISC1 0x1 /* RISC 1 */
337 #define QE_RISC_ALLOCATION_RISC2 0x2 /* RISC 2 */
338 #define QE_RISC_ALLOCATION_RISC3 0x4 /* RISC 3 */
[all …]
/Linux-v6.1/arch/arm/net/
Dbpf_jit_32.h12 #define ARM_R0 0
29 #define ARM_COND_EQ 0x0 /* == */
30 #define ARM_COND_NE 0x1 /* != */
31 #define ARM_COND_CS 0x2 /* unsigned >= */
33 #define ARM_COND_CC 0x3 /* unsigned < */
35 #define ARM_COND_MI 0x4 /* < 0 */
36 #define ARM_COND_PL 0x5 /* >= 0 */
37 #define ARM_COND_VS 0x6 /* Signed Overflow */
38 #define ARM_COND_VC 0x7 /* No Signed Overflow */
39 #define ARM_COND_HI 0x8 /* unsigned > */
[all …]
/Linux-v6.1/include/sound/
Dcs35l41.h16 #define CS35L41_FIRSTREG 0x00000000
17 #define CS35L41_LASTREG 0x03804FE8
18 #define CS35L41_DEVID 0x00000000
19 #define CS35L41_REVID 0x00000004
20 #define CS35L41_FABID 0x00000008
21 #define CS35L41_RELID 0x0000000C
22 #define CS35L41_OTPID 0x00000010
23 #define CS35L41_SFT_RESET 0x00000020
24 #define CS35L41_TEST_KEY_CTL 0x00000040
25 #define CS35L41_USER_KEY_CTL 0x00000044
[all …]
/Linux-v6.1/arch/arm64/boot/dts/broadcom/stingray/
Dstingray.dtsi43 #size-cells = <0>;
45 cpu@0 {
48 reg = <0x0 0x0>;
56 reg = <0x0 0x1>;
64 reg = <0x0 0x100>;
72 reg = <0x0 0x101>;
80 reg = <0x0 0x200>;
88 reg = <0x0 0x201>;
96 reg = <0x0 0x300>;
104 reg = <0x0 0x301>;
[all …]
/Linux-v6.1/arch/arm64/boot/dts/nvidia/
Dtegra186.dtsi20 reg = <0x0 0x00100000 0x0 0xf000>,
21 <0x0 0x0010f000 0x0 0x1000>;
27 reg = <0x0 0x2200000 0x0 0x10000>,
28 <0x0 0x2210000 0x0 0x10000>;
44 reg = <0x0 0x02490000 0x0 0x10000>;
71 snps,burst-map = <0x7>;
78 reg = <0x0 0x2600000 0x0 0x210000>;
127 ranges = <0x02900000 0x0 0x02900000 0x200000>;
132 reg = <0x02930000 0x20000>;
134 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
[all …]
Dtegra234.dtsi17 bus@0 {
22 ranges = <0x0 0x0 0x0 0x40000000>;
27 reg = <0x2600000 0x210000>;
75 ranges = <0x02900000 0x02900000 0x200000>;
80 reg = <0x02900800 0x800>;
87 ranges = <0x02900800 0x02900800 0x11800>;
93 reg = <0x2901000 0x100>;
107 reg = <0x2901100 0x100>;
121 reg = <0x2901200 0x100>;
135 reg = <0x2901300 0x100>;
[all …]
Dtegra194.dtsi20 bus@0 {
24 ranges = <0x0 0x0 0x0 0x40000000>;
28 reg = <0x00100000 0xf000>,
29 <0x0010f000 0x1000>;
35 reg = <0x2200000 0x10000>,
36 <0x2210000 0x10000>;
93 reg = <0x02300000 0x1000>;
103 reg = <0x2390000 0x1000>,
104 <0x23a0000 0x1000>,
105 <0x23b0000 0x1000>,
[all …]
/Linux-v6.1/arch/arm64/boot/dts/qcom/
Dipq8074.dtsi21 #clock-cells = <0>;
27 #clock-cells = <0>;
32 #address-cells = <0x1>;
33 #size-cells = <0x0>;
35 CPU0: cpu@0 {
38 reg = <0x0>;
47 reg = <0x1>;
55 reg = <0x2>;
63 reg = <0x3>;
69 cache-level = <0x2>;
[all …]
Dqcs404.dtsi22 #clock-cells = <0>;
28 #clock-cells = <0>;
35 #size-cells = <0>;
40 reg = <0x100>;
54 reg = <0x101>;
68 reg = <0x102>;
82 reg = <0x103>;
101 CPU_SLEEP_0: cpu-sleep-0 {
104 arm,psci-suspend-param = <0x40000003>;
158 reg = <0 0x80000000 0 0>;
[all …]
Dmsm8916.dtsi31 reg = <0 0x80000000 0 0>;
40 reg = <0x0 0x86000000 0x0 0x300000>;
46 reg = <0x0 0x86300000 0x0 0x100000>;
54 reg = <0x0 0x86400000 0x0 0x100000>;
59 reg = <0x0 0x86500000 0x0 0x180000>;
64 reg = <0x0 0x86680000 0x0 0x80000>;
70 reg = <0x0 0x86700000 0x0 0xe0000>;
77 reg = <0x0 0x867e0000 0x0 0x20000>;
82 reg = <0x0 0x86800000 0x0 0x2b00000>;
87 reg = <0x0 0x89300000 0x0 0x600000>;
[all …]
Dsm8150.dtsi29 #clock-cells = <0>;
36 #clock-cells = <0>;
44 #size-cells = <0>;
46 CPU0: cpu@0 {
49 reg = <0x0 0x0>;
54 qcom,freq-domain = <&cpufreq_hw 0>;
73 reg = <0x0 0x100>;
78 qcom,freq-domain = <&cpufreq_hw 0>;
95 reg = <0x0 0x200>;
100 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
/Linux-v6.1/arch/hexagon/kernel/
Dvm_init_segtable.S16 * Start with mapping PA=0 to both VA=0x0 and VA=0xc000000 as 16MB large pages.
46 /* VA 0x00000000 */
59 /* VA 0x40000000 */
68 /* VA 0x80000000 */
74 /*0xa8*/.word X,X,X,X
77 /*0xa9*/.word BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000),BKPG_IO(0xa9000000)
79 /*0xa9*/.word X,X,X,X
81 /*0xaa*/.word X,X,X,X
82 /*0xab*/.word X,X,X,X
83 /*0xac*/.word X,X,X,X
[all …]
/Linux-v6.1/drivers/soc/tegra/cbb/
Dtegra194-cbb.c30 #define ERRLOGGER_0_ID_COREID_0 0x00000000
31 #define ERRLOGGER_0_ID_REVISIONID_0 0x00000004
32 #define ERRLOGGER_0_FAULTEN_0 0x00000008
33 #define ERRLOGGER_0_ERRVLD_0 0x0000000c
34 #define ERRLOGGER_0_ERRCLR_0 0x00000010
35 #define ERRLOGGER_0_ERRLOG0_0 0x00000014
36 #define ERRLOGGER_0_ERRLOG1_0 0x00000018
37 #define ERRLOGGER_0_RSVD_00_0 0x0000001c
38 #define ERRLOGGER_0_ERRLOG3_0 0x00000020
39 #define ERRLOGGER_0_ERRLOG4_0 0x00000024
[all …]
/Linux-v6.1/drivers/net/ethernet/broadcom/
Dtg3.h17 #define TG3_64BIT_REG_HIGH 0x00UL
18 #define TG3_64BIT_REG_LOW 0x04UL
21 #define TG3_BDINFO_HOST_ADDR 0x0UL /* 64-bit */
22 #define TG3_BDINFO_MAXLEN_FLAGS 0x8UL /* 32-bit */
23 #define BDINFO_FLAGS_USE_EXT_RECV 0x00000001 /* ext rx_buffer_desc */
24 #define BDINFO_FLAGS_DISABLED 0x00000002
25 #define BDINFO_FLAGS_MAXLEN_MASK 0xffff0000
27 #define TG3_BDINFO_NIC_ADDR 0xcUL /* 32-bit */
28 #define TG3_BDINFO_SIZE 0x10UL
41 #define TG3PCI_VENDOR 0x00000000
[all …]