Searched refs:ddr0 (Results 1 – 17 of 17) sorted by relevance
/Zephyr-latest/soc/snps/emsk/ |
D | linker.ld | 19 #if DT_NODE_HAS_PROP(DT_NODELABEL(ddr0), reg) && \ 20 (DT_REG_SIZE(DT_NODELABEL(ddr0)) > 0) 21 #define SRAM_START DT_REG_ADDR(DT_NODELABEL(ddr0)) 22 #define SRAM_SIZE DT_REG_SIZE(DT_NODELABEL(ddr0))
|
/Zephyr-latest/boards/snps/nsim/arc_classic/ |
D | nsim-flat-mem.dtsi | 19 ddr0: memory@DDR_ADDR { label 25 zephyr,sram = &ddr0;
|
/Zephyr-latest/boards/ti/sk_am62/ |
D | sk_am62_am6234_m4.dts | 19 zephyr,sram1 = &ddr0; 29 ddr0:memory@9CC00000{ label
|
/Zephyr-latest/boards/phytec/phyboard_lyra/ |
D | phyboard_lyra_am6234_a53.dts | 18 zephyr,sram = &ddr0; 36 ddr0: memory@82000000 { label
|
D | phyboard_lyra_am6234_m4.dts | 20 zephyr,sram1 = &ddr0; 34 ddr0:memory@9CC00000{ label
|
/Zephyr-latest/boards/snps/nsim/arc_v/ |
D | rmx100.dtsi | 4 ddr0: memory@80000000 { label
|
D | nsim_arc_v_rmx100.dts | 14 zephyr,sram = &ddr0;
|
/Zephyr-latest/boards/phytec/phyboard_electra/ |
D | phyboard_electra_am6442_m4.dts | 20 zephyr,sram1 = &ddr0; 34 ddr0:memory@a4100000 { label
|
/Zephyr-latest/boards/snps/hsdk4xd/ |
D | hsdk4xd.dts | 20 zephyr,sram = &ddr0;
|
/Zephyr-latest/boards/intel/socfpga_std/cyclonev_socdk/ |
D | cyclonev_socdk.dts | 16 ddr0: memory@0 { label 84 zephyr,sram = &ddr0;
|
/Zephyr-latest/samples/boards/arc_secure_services/ |
D | em_starterkit_em7d_normal.dts | 25 zephyr,sram = &ddr0;
|
/Zephyr-latest/boards/snps/em_starterkit/ |
D | em_starterkit_emsk_em11d.dts | 25 zephyr,sram = &ddr0;
|
/Zephyr-latest/boards/beagle/beaglebone_ai64/ |
D | beaglebone_ai64_j721e_main_r5f0_0.dts | 30 ddr0: memory@a2000000 { label
|
/Zephyr-latest/boards/snps/hsdk/ |
D | hsdk.dtsi | 42 zephyr,sram = &ddr0;
|
/Zephyr-latest/dts/arc/synopsys/ |
D | emsk.dtsi | 55 ddr0: memory@10000000 { label
|
D | arc_hs4xd.dtsi | 82 ddr0: memory@90000000 { label
|
D | arc_hsdk.dtsi | 82 ddr0: memory@90000000 { label
|