Home
last modified time | relevance | path

Searched refs:ddr0 (Results 1 – 17 of 17) sorted by relevance

/Zephyr-latest/soc/snps/emsk/
Dlinker.ld19 #if DT_NODE_HAS_PROP(DT_NODELABEL(ddr0), reg) && \
20 (DT_REG_SIZE(DT_NODELABEL(ddr0)) > 0)
21 #define SRAM_START DT_REG_ADDR(DT_NODELABEL(ddr0))
22 #define SRAM_SIZE DT_REG_SIZE(DT_NODELABEL(ddr0))
/Zephyr-latest/boards/snps/nsim/arc_classic/
Dnsim-flat-mem.dtsi19 ddr0: memory@DDR_ADDR { label
25 zephyr,sram = &ddr0;
/Zephyr-latest/boards/ti/sk_am62/
Dsk_am62_am6234_m4.dts19 zephyr,sram1 = &ddr0;
29 ddr0:memory@9CC00000{ label
/Zephyr-latest/boards/phytec/phyboard_lyra/
Dphyboard_lyra_am6234_a53.dts18 zephyr,sram = &ddr0;
36 ddr0: memory@82000000 { label
Dphyboard_lyra_am6234_m4.dts20 zephyr,sram1 = &ddr0;
34 ddr0:memory@9CC00000{ label
/Zephyr-latest/boards/snps/nsim/arc_v/
Drmx100.dtsi4 ddr0: memory@80000000 { label
Dnsim_arc_v_rmx100.dts14 zephyr,sram = &ddr0;
/Zephyr-latest/boards/phytec/phyboard_electra/
Dphyboard_electra_am6442_m4.dts20 zephyr,sram1 = &ddr0;
34 ddr0:memory@a4100000 { label
/Zephyr-latest/boards/snps/hsdk4xd/
Dhsdk4xd.dts20 zephyr,sram = &ddr0;
/Zephyr-latest/boards/intel/socfpga_std/cyclonev_socdk/
Dcyclonev_socdk.dts16 ddr0: memory@0 { label
84 zephyr,sram = &ddr0;
/Zephyr-latest/samples/boards/arc_secure_services/
Dem_starterkit_em7d_normal.dts25 zephyr,sram = &ddr0;
/Zephyr-latest/boards/snps/em_starterkit/
Dem_starterkit_emsk_em11d.dts25 zephyr,sram = &ddr0;
/Zephyr-latest/boards/beagle/beaglebone_ai64/
Dbeaglebone_ai64_j721e_main_r5f0_0.dts30 ddr0: memory@a2000000 { label
/Zephyr-latest/boards/snps/hsdk/
Dhsdk.dtsi42 zephyr,sram = &ddr0;
/Zephyr-latest/dts/arc/synopsys/
Demsk.dtsi55 ddr0: memory@10000000 { label
Darc_hs4xd.dtsi82 ddr0: memory@90000000 { label
Darc_hsdk.dtsi82 ddr0: memory@90000000 { label