Home
last modified time | relevance | path

Searched refs:timing (Results 1 – 3 of 3) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/imx/
Dfsl_semc.c387 uint32_t timing; in SEMC_ConfigureSDRAM() local
448 timing = SEMC_SDRAMCR1_PRE2ACT(SEMC_ConvertTiming(config->tPrecharge2Act_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
449 timing |= SEMC_SDRAMCR1_ACT2RW(SEMC_ConvertTiming(config->tAct2ReadWrite_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
450 timing |= SEMC_SDRAMCR1_RFRC(SEMC_ConvertTiming(config->tRefreshRecovery_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
451 timing |= SEMC_SDRAMCR1_WRC(SEMC_ConvertTiming(config->tWriteRecovery_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
452 timing |= SEMC_SDRAMCR1_CKEOFF(SEMC_ConvertTiming(config->tCkeOff_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
453 timing |= SEMC_SDRAMCR1_ACT2PRE(SEMC_ConvertTiming(config->tAct2Prechage_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
455 base->SDRAMCR1 = timing; in SEMC_ConfigureSDRAM()
457 timing = SEMC_SDRAMCR2_SRRC(SEMC_ConvertTiming(config->tSelfRefRecovery_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
458 timing |= SEMC_SDRAMCR2_REF2REF(SEMC_ConvertTiming(config->tRefresh2Refresh_Ns, clkSrc_Hz)); in SEMC_ConfigureSDRAM()
[all …]
/hal_nxp-2.7.6/imx/drivers/
Dflexcan.c121 FLEXCAN_SetTiming(base, &initConfig->timing); in FLEXCAN_Init()
229 void FLEXCAN_SetTiming(CAN_Type* base, const flexcan_timing_t* timing) in FLEXCAN_SetTiming() argument
231 assert(timing); in FLEXCAN_SetTiming()
242 CAN_CTRL1_REG(base) |= (CAN_CTRL1_PRESDIV(timing->preDiv) | \ in FLEXCAN_SetTiming()
243 CAN_CTRL1_RJW(timing->rJumpwidth) | \ in FLEXCAN_SetTiming()
244 CAN_CTRL1_PSEG1(timing->phaseSeg1) | \ in FLEXCAN_SetTiming()
245 CAN_CTRL1_PSEG2(timing->phaseSeg2) | \ in FLEXCAN_SetTiming()
246 CAN_CTRL1_PROP_SEG(timing->propSeg)); in FLEXCAN_SetTiming()
Dflexcan.h247 flexcan_timing_t timing; /*!< Desired FlexCAN module timing configuration. */ member
300 void FLEXCAN_SetTiming(CAN_Type* base, const flexcan_timing_t* timing);