Home
last modified time | relevance | path

Searched refs:REG_TC0_CCR2 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-3.6.0/asf/sam/include/sam4l/instance/
Dtc0.h56 #define REG_TC0_CCR2 (0x40010080) /**< \brief (TC0) Channel Control Register Channel … macro
95 #define REG_TC0_CCR2 (*(WoReg *)0x40010080UL) /**< \brief (TC0) Channel Control Regi… macro
/hal_atmel-3.6.0/asf/sam/include/sam4s/instance/
Dtc0.h57 …#define REG_TC0_CCR2 (0x40010080U) /**< \brief (TC0) Channel Control Register (c… macro
99 …#define REG_TC0_CCR2 (*(__O uint32_t*)0x40010080U) /**< \brief (TC0) Channel Control Register (c… macro
/hal_atmel-3.6.0/asf/sam/include/sam3x/instance/
Dtc0.h57 …#define REG_TC0_CCR2 (0x40080080U) /**< \brief (TC0) Channel Control Register (c… macro
99 …#define REG_TC0_CCR2 (*(__O uint32_t*)0x40080080U) /**< \brief (TC0) Channel Control Register (c… macro
/hal_atmel-3.6.0/asf/sam/include/sam4e/instance/
Dtc0.h61 #define REG_TC0_CCR2 (0x40090080U) /**< \brief (TC0) Channel Control Register (channel = … macro
127 #define REG_TC0_CCR2 (*(WoReg*)0x40090080U) /**< \brief (TC0) Channel Control Register (channel = … macro
/hal_atmel-3.6.0/asf/sam/include/same70/instance/
Dtc0.h63 #define REG_TC0_CCR2 (0x4000C080) /**< (TC0) Channel Control Register (channel = 0) 2 */ macro
113 #define REG_TC0_CCR2 (*(__O uint32_t*)0x4000C080U) /**< (TC0) Channel Control Register … macro
/hal_atmel-3.6.0/asf/sam/include/samv71/instance/
Dtc0.h63 #define REG_TC0_CCR2 (0x4000C080) /**< (TC0) Channel Control Register (channel = 0) 2 */ macro
114 #define REG_TC0_CCR2 (*(__O uint32_t*)0x4000C080U) /**< (TC0) Channel Control Register … macro
/hal_atmel-3.6.0/asf/sam/include/samv71b/instance/
Dtc0.h63 #define REG_TC0_CCR2 (0x4000C080) /**< (TC0) Channel Control Register (channel = 0) 2 */ macro
113 #define REG_TC0_CCR2 (*(__O uint32_t*)0x4000C080U) /**< (TC0) Channel Control Register … macro
/hal_atmel-3.6.0/asf/sam/include/same70b/instance/
Dtc0.h63 #define REG_TC0_CCR2 (0x4000C080) /**< (TC0) Channel Control Register (channel = 0) 2 */ macro
113 #define REG_TC0_CCR2 (*(__O uint32_t*)0x4000C080U) /**< (TC0) Channel Control Register … macro