Home
last modified time | relevance | path

Searched refs:pclken (Results 51 – 75 of 76) sorted by relevance

1234

/Zephyr-latest/drivers/usb/device/
Dusb_dc_stm32.c68 static const struct stm32_pclken pclken[] = STM32_DT_INST_CLOCKS(0); variable
312 if (clock_control_on(clk, (clock_control_subsys_t)&pclken[0]) != 0) { in usb_dc_stm32_phy_specific_clock_enable()
333 if (clock_control_configure(clk, (clock_control_subsys_t)&pclken[1], in usb_dc_stm32_phy_specific_clock_enable()
340 if (clock_control_on(clk, (clock_control_subsys_t)&pclken[0]) != 0) { in usb_dc_stm32_phy_specific_clock_enable()
349 (clock_control_subsys_t)&pclken[1], in usb_dc_stm32_phy_specific_clock_enable()
424 if (clock_control_off(clk, (clock_control_subsys_t)&pclken[0]) != 0) { in usb_dc_stm32_clock_disable()
/Zephyr-latest/drivers/interrupt_controller/
Dintc_exti_stm32.c174 struct stm32_pclken pclken = { in stm32_exti_enable_registers() local
187 ret = clock_control_on(clk, (clock_control_subsys_t) &pclken); in stm32_exti_enable_registers()
/Zephyr-latest/drivers/display/
Ddisplay_stm32_ltdc.c79 struct stm32_pclken pclken; member
340 (clock_control_subsys_t) &config->pclken); in stm32_ltdc_init()
458 (clock_control_subsys_t) &config->pclken); in stm32_ltdc_suspend()
643 .pclken = { \
/Zephyr-latest/drivers/input/
Dinput_tsc_keys.c45 const struct stm32_pclken *pclken; member
191 ret = clock_control_on(clk, (clock_control_subsys_t)&config->pclken[0]); in stm32_tsc_init()
323 .pclken = pclken_##index, \
/Zephyr-latest/drivers/i2s/
Di2s_ll_stm32.c84 ret = clock_control_on(clk, (clock_control_subsys_t)&cfg->pclken[0]); in i2s_stm32_enable_clock()
93 (clock_control_subsys_t)&cfg->pclken[1], in i2s_stm32_enable_clock()
114 (clock_control_subsys_t)&cfg->pclken[1], in i2s_stm32_set_clock()
122 (clock_control_subsys_t)&cfg->pclken[0], in i2s_stm32_set_clock()
948 .pclken = clk_##index, \
/Zephyr-latest/drivers/spi/
Dspi_ll_stm32.h36 const struct stm32_pclken *pclken; member
Dspi_ll_stm32.c661 (clock_control_subsys_t) &cfg->pclken[1], &clock) < 0) { in spi_stm32_configure()
667 (clock_control_subsys_t) &cfg->pclken[0], &clock) < 0) { in spi_stm32_configure()
1419 (clock_control_subsys_t) &cfg->pclken[0]); in spi_stm32_init()
1427 (clock_control_subsys_t) &cfg->pclken[1], in spi_stm32_init()
1495 err = clock_control_on(clk, (clock_control_subsys_t)&config->pclken[0]); in spi_stm32_pm_action()
1503 err = clock_control_off(clk, (clock_control_subsys_t)&config->pclken[0]); in spi_stm32_pm_action()
1607 .pclken = pclken_##id, \
/Zephyr-latest/drivers/dma/
Ddma_stm32.h38 struct stm32_pclken pclken; member
Ddma_stm32.c646 (clock_control_subsys_t) &config->pclken) != 0) { in dma_stm32_init()
702 .pclken = { .bus = DT_INST_CLOCKS_CELL(index, bus), \
Ddma_stm32_bdma.c795 (clock_control_subsys_t) &config->pclken) != 0) { in bdma_stm32_init()
872 .pclken = { .bus = DT_INST_CLOCKS_CELL(index, bus), \
Ddma_stm32u5.c699 (clock_control_subsys_t) &config->pclken) != 0) { in dma_stm32_init()
804 .pclken = { .bus = DT_INST_CLOCKS_CELL(index, bus), \
/Zephyr-latest/drivers/flash/
Dflash_stm32.c440 .pclken = {
490 if (clock_control_on(clk, (clock_control_subsys_t)&p->pclken) != 0) { in stm32_flash_init()
Dflash_stm32_xspi.c2060 (clock_control_subsys_t) &dev_cfg->pclken[0]) != 0) { in flash_stm32_xspi_init()
2065 (clock_control_subsys_t) &dev_cfg->pclken[0], in flash_stm32_xspi_init()
2073 (clock_control_subsys_t) &dev_cfg->pclken[1], in flash_stm32_xspi_init()
2084 (clock_control_subsys_t) &dev_cfg->pclken[1], in flash_stm32_xspi_init()
2093 (clock_control_subsys_t) &dev_cfg->pclken[2]) != 0) { in flash_stm32_xspi_init()
2400 static const struct stm32_pclken pclken[] = STM32_DT_CLOCKS(STM32_XSPI_NODE); variable
2405 .pclken = pclken,
Dflash_stm32_qspi.c94 struct stm32_pclken pclken; member
1403 (clock_control_subsys_t) &dev_cfg->pclken) != 0) { in flash_stm32_qspi_init()
1409 (clock_control_subsys_t) &dev_cfg->pclken, in flash_stm32_qspi_init()
1615 .pclken = {
Dflash_stm32.h29 struct stm32_pclken pclken; member
Dflash_stm32h7x.c912 .pclken = {.bus = DT_INST_CLOCKS_CELL(0, bus), .enr = DT_INST_CLOCKS_CELL(0, bits)},
942 if (clock_control_on(clk, (clock_control_subsys_t)&p->pclken) != 0) {
/Zephyr-latest/drivers/gpio/
Dgpio_stm32.c362 (clock_control_subsys_t)&cfg->pclken); in gpio_stm32_clock_request()
365 (clock_control_subsys_t)&cfg->pclken); in gpio_stm32_clock_request()
750 .pclken = { .bus = __bus, .enr = __cenr } \
Dgpio_stm32.h249 struct stm32_pclken pclken; member
/Zephyr-latest/drivers/rtc/
Drtc_ll_stm32.c114 const struct stm32_pclken *pclken; member
348 if (clock_control_on(clk, (clock_control_subsys_t)&cfg->pclken[0]) != 0) { in rtc_stm32_init()
365 if (clock_control_configure(clk, (clock_control_subsys_t)&cfg->pclken[1], NULL) != 0) { in rtc_stm32_init()
1103 .pclken = rtc_clk,
/Zephyr-latest/drivers/usb/udc/
Dudc_stm32.c1044 static const struct stm32_pclken pclken[] = STM32_DT_INST_CLOCKS(0); variable
1107 if (clock_control_configure(clk, (clock_control_subsys_t *)&pclken[1], in priv_clock_enable()
1114 if (clock_control_on(clk, (clock_control_subsys_t *)&pclken[0]) != 0) { in priv_clock_enable()
1123 (clock_control_subsys_t *)&pclken[1], in priv_clock_enable()
1183 if (clock_control_off(clk, (clock_control_subsys_t *)&pclken[0]) != 0) { in priv_clock_disable()
/Zephyr-latest/drivers/crypto/
Dcrypto_stm32.c528 if (clock_control_on(clk, (clock_control_subsys_t)&cfg->pclken) != 0) { in crypto_stm32_init()
559 .pclken = {
/Zephyr-latest/drivers/can/
Dcan_stm32_bxcan.c68 struct stm32_pclken pclken; member
574 (clock_control_subsys_t) &cfg->pclken, in can_stm32_get_core_clock()
622 ret = clock_control_on(clock, (clock_control_subsys_t) &cfg->pclken); in can_stm32_init()
1144 .pclken = { \
/Zephyr-latest/drivers/serial/
Duart_stm32.c145 (clock_control_subsys_t)&config->pclken[1], in uart_stm32_set_baudrate()
152 (clock_control_subsys_t)&config->pclken[0], in uart_stm32_set_baudrate()
2007 err = clock_control_on(data->clock, (clock_control_subsys_t)&config->pclken[0]); in uart_stm32_clocks_enable()
2015 (clock_control_subsys_t) &config->pclken[1], in uart_stm32_clocks_enable()
2217 (clock_control_subsys_t)&config->pclken[0]); in uart_stm32_pm_action()
2235 err = clock_control_off(data->clock, (clock_control_subsys_t)&config->pclken[0]); in uart_stm32_pm_action()
2442 .pclken = pclken_##index, \
/Zephyr-latest/drivers/i3c/
Di3c_stm32.c117 const struct stm32_pclken *pclken; /* Pointer to peripheral clock configuration */ member
444 if (clock_control_on(clk, (clock_control_subsys_t)&config->pclken[0]) != 0) { in i3c_stm32_activate()
571 if (clock_control_get_rate(clk, (clock_control_subsys_t)&cfg->pclken[0], &i3c_clock) < 0) { in i3c_stm32_config_clk_wave()
643 if (clock_control_get_rate(clk, (clock_control_subsys_t)&config->pclken[0], &i3c_clock) < in i3c_stm32_config_ctrl_bus_char()
1350 ret = clock_control_off(clk, (clock_control_subsys_t)&cfg->pclken[0]); in i3c_stm32_suspend()
2186 STM32_I3C_IRQ_HANDLER_FUNCTION(index).pclken = pclken_##index, \
/Zephyr-latest/drivers/ethernet/
Deth_stm32_hal.c1013 (clock_control_subsys_t)&cfg->pclken); in eth_initialize()
1527 .pclken = {.bus = DT_INST_CLOCKS_CELL_BY_NAME(0, stmmaceth, bus),
1780 (clock_control_subsys_t)&eth_cfg->pclken, in ptp_stm32_init()

1234