Home
last modified time | relevance | path

Searched refs:domain (Results 76 – 100 of 283) sorted by relevance

12345678910>>...12

/Zephyr-latest/arch/arm64/core/
Dmmu.c1026 struct arch_mem_domain *domain; in sync_domains() local
1033 domain = CONTAINER_OF(node, struct arch_mem_domain, node); in sync_domains()
1034 domain_ptables = &domain->ptables; in sync_domains()
1204 int arch_mem_domain_init(struct k_mem_domain *domain) in arch_mem_domain_init() argument
1206 struct arm_mmu_ptables *domain_ptables = &domain->arch.ptables; in arch_mem_domain_init()
1234 sys_slist_append(&domain_list, &domain->arch.node); in arch_mem_domain_init()
1265 int arch_mem_domain_partition_add(struct k_mem_domain *domain, in arch_mem_domain_partition_add() argument
1268 struct arm_mmu_ptables *domain_ptables = &domain->arch.ptables; in arch_mem_domain_partition_add()
1269 struct k_mem_partition *ptn = &domain->partitions[partition_id]; in arch_mem_domain_partition_add()
1275 int arch_mem_domain_partition_remove(struct k_mem_domain *domain, in arch_mem_domain_partition_remove() argument
[all …]
/Zephyr-latest/modules/hal_nordic/nrfs/
DKconfig69 bool "Local domain that supports DVFS"
122 bool "Global domain power request service"
127 bool "Global domain frequency scaling service"
/Zephyr-latest/boards/adafruit/feather_esp32s3/
Dadafruit_feather_esp32s3_procpu.dts64 compatible = "power-domain-gpio";
65 #power-domain-cells = <0>;
74 compatible = "power-domain-gpio";
75 #power-domain-cells = <0>;
/Zephyr-latest/doc/develop/west/
Dbuild-flash-debug.rst70 .. _west-multi-domain-builds:
72 Sysbuild (multi-domain builds)
75 :ref:`sysbuild` can be used to create a multi-domain build system combining
93 A single domain from a multi-domain project can be built by using ``--domain``
349 Build a single domain
352 In a multi-domain build with :zephyr:code-sample:`hello_world` and `MCUboot`_, you can use
353 ``--domain hello_world`` to only build this domain::
355 west build --sysbuild --domain hello_world
357 The ``--domain`` argument can be combined with the ``--target`` argument to
360 west build --sysbuild --domain hello_world --target help
[all …]
/Zephyr-latest/include/zephyr/logging/
Dlog_output_dict.h33 uint32_t domain:4; member
/Zephyr-latest/doc/services/ipc/ipc_service/backends/
Dipc_service_icmsg.rst35 domain (or CPU) that data has been written. Ensure that the other domain
73 communication (domain or CPU) but you must swap the MBOX channels and memory
79 When the endpoint is registered, the following happens on each domain (or CPU)
82 1. The domain (or CPU) writes a magic number to its ``tx-region`` of the shared
84 #. It then sends a signal to the other domain or CPU, informing that the data
85 has been written. Sending the signal to the other domain or CPU is repeated
87 #. When the signal from the other domain or CPU is received, the magic number
/Zephyr-latest/tests/net/lib/dns_sd/src/
Dmain.c119 label_size = strlen(inst->domain); in create_query()
121 memcpy(&create_query_buf[offs], inst->domain, label_size); in create_query()
645 .domain = NULL, in ZTEST()
655 .domain = NULL, in ZTEST()
744 .domain = "local", in ZTEST()
755 .proto = "_udp", .domain = "local", in ZTEST()
775 char domain[DNS_SD_DOMAIN_MAX_SIZE + 1]; in ZTEST() local
781 ARRAY_SIZE(domain), in ZTEST()
794 label[3] = domain; in ZTEST()
/Zephyr-latest/arch/arm/core/mmu/
Darm_mmu.c297 perms_attrs.domain = ARM_MMU_DOMAIN_DEVICE; in arm_mmu_convert_attr_flags()
305 perms_attrs.domain = ARM_MMU_DOMAIN_DEVICE; in arm_mmu_convert_attr_flags()
323 perms_attrs.domain = ARM_MMU_DOMAIN_OS; in arm_mmu_convert_attr_flags()
424 l1_page_table.entries[l1_index].l1_section_1m.domain = perms_attrs.domain; in arm_mmu_l1_map_section()
486 perms_attrs.domain = l1_page_table.entries[l1_index].l1_section_1m.domain; in arm_mmu_remap_l1_section_to_l2_table()
522 l1_page_table.entries[l1_index].l2_page_table_ref.domain = perms_attrs.domain; in arm_mmu_remap_l1_section_to_l2_table()
606 l1_page_table.entries[l1_index].l2_page_table_ref.domain = 0; /* TODO */ in arm_mmu_l2_map_page()
/Zephyr-latest/drivers/timer/
Drcar_cmt_timer.c31 .domain = DT_INST_CLOCKS_CELL(0, domain),
/Zephyr-latest/include/zephyr/arch/
Darch_interface.h699 int arch_mem_domain_init(struct k_mem_domain *domain);
755 int arch_mem_domain_partition_remove(struct k_mem_domain *domain,
770 int arch_mem_domain_partition_add(struct k_mem_domain *domain,
/Zephyr-latest/include/zephyr/arch/arc/v2/mpu/
Darc_core_mpu.h88 void arc_core_mpu_remove_mem_partition(struct k_mem_domain *domain,
/Zephyr-latest/boards/nordic/nrf54l20pdk/
Dnrf54l20pdk_nrf54l20-common.dtsi33 * PWM signal can be exposed on GPIO pin only within same domain.
34 * There is only one domain which contains both PWM and GPIO:
/Zephyr-latest/doc/
Drequirements.txt25 # Used by the Zephyr domain to organize code samples
/Zephyr-latest/subsys/pm/
DKconfig75 bool "Power domain"
79 Enable support for Power Domain. With power domain enabled,
80 devices that depend on a domain will be notified when this
81 domain is suspended or resumed.
/Zephyr-latest/samples/boards/st/power_mgmt/serial_wakeup/boards/
Dnucleo_wl55jc.overlay9 /* Set domain clock to LSE to allow wakeup from Stop mode */
/Zephyr-latest/boards/adafruit/feather_esp32s3_tft/
Dadafruit_feather_esp32s3_tft_procpu.dts70 compatible = "power-domain-gpio";
71 #power-domain-cells = <0>;
80 compatible = "power-domain-gpio";
81 #power-domain-cells = <0>;
/Zephyr-latest/dts/xtensa/intel/
Dintel_adsp_ace30.dtsi489 compatible = "intel,adsp-power-domain";
491 #power-domain-cells = <0>;
494 compatible = "intel,adsp-power-domain";
496 #power-domain-cells = <0>;
499 compatible = "intel,adsp-power-domain";
501 #power-domain-cells = <0>;
504 compatible = "intel,adsp-power-domain";
506 #power-domain-cells = <0>;
509 compatible = "intel,adsp-power-domain";
511 #power-domain-cells = <0>;
[all …]
Dintel_adsp_ace30_ptl.dtsi502 compatible = "intel,adsp-power-domain";
504 #power-domain-cells = <0>;
507 compatible = "intel,adsp-power-domain";
509 #power-domain-cells = <0>;
512 compatible = "intel,adsp-power-domain";
514 #power-domain-cells = <0>;
517 compatible = "intel,adsp-power-domain";
519 #power-domain-cells = <0>;
522 compatible = "intel,adsp-power-domain";
524 #power-domain-cells = <0>;
[all …]
/Zephyr-latest/samples/net/tftp_client/
DKconfig19 When DNS resolver is enabled, DNS domain names could be used as well.
/Zephyr-latest/boards/nordic/nrf54l15dk/
Dnrf54l15dk_common.dtsi33 * PWM signal can be exposed on GPIO pin only within same domain.
34 * There is only one domain which contains both PWM and GPIO:
/Zephyr-latest/drivers/clock_control/
Dclock_control_r8a779f0_cpg_mssr.c117 clk_info = rcar_cpg_find_clk_info_by_module_id(dev, clk->domain, clk->module); in r8a779f0_cpg_core_clock_endisable()
151 if (clk->domain == CPG_MOD) { in r8a779f0_cpg_mssr_start_stop()
158 } else if (clk->domain == CPG_CORE) { in r8a779f0_cpg_mssr_start_stop()
/Zephyr-latest/tests/subsys/llext/src/
Dtest_llext.c149 struct k_mem_domain domain; in load_call_unload() local
151 k_mem_domain_init(&domain, 0, NULL); in load_call_unload()
154 k_mem_domain_add_partition(&domain, &z_libc_partition); in load_call_unload()
157 res = llext_add_domain(ext, &domain); in load_call_unload()
172 k_mem_domain_add_thread(&domain, &llext_thread); in load_call_unload()
196 k_mem_domain_add_thread(&domain, &llext_thread); in load_call_unload()
/Zephyr-latest/drivers/firmware/scmi/
DKconfig32 bool "Helper functions for SCMI power domain protocol"
36 Enable support for SCMI power domain protocol helper functions.
/Zephyr-latest/boards/nxp/s32z2xxdc2/
Ds32z2xxdc2_s32z270.dtsi86 domain-id = <0>;
98 master-domain-acp-policy = <NXP_S32_QSPI_SECURE>;
/Zephyr-latest/doc/hardware/arch/
Darm-scmi.rst38 #. **Power domain management** (0x11)
40 #. **Performance domain management** (0x13)
43 #. **Reset domain management** (0x16)
44 #. **Voltage domain management** (0x17)
138 #. **Power domain management**
143 Power domain management
152 system that uses SCMI for power domain management operations.

12345678910>>...12