Searched refs:design (Results 176 – 200 of 208) sorted by relevance
123456789
| /Zephyr-latest/doc/connectivity/networking/api/ |
| D | sockets.rst | 44 Another entailment of the design requirements above is that the Zephyr
|
| /Zephyr-latest/doc/develop/west/ |
| D | west-apis.rst | 279 configuration. This has proven to be a bad design decision since west's APIs
|
| D | workspaces.rst | 340 This is **not** an officially supported topology. As a design decision, west
|
| /Zephyr-latest/boards/adi/max32675evkit/doc/ |
| D | index.rst | 405 …https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/ma…
|
| /Zephyr-latest/boards/altr/max10/doc/ |
| D | index.rst | 84 A reference CPU design of a Nios II/f core is included in the Zephyr tree
|
| /Zephyr-latest/boards/nxp/frdm_k64f/doc/ |
| D | index.rst | 389 …https://www.nxp.com/design/microcontrollers-developer-resources/ides-for-kinetis-mcus/opensda-seri…
|
| /Zephyr-latest/boards/toradex/verdin_imx8mp/doc/ |
| D | index.rst | 268 …https://www.nxp.com/design/development-boards/i-mx-evaluation-and-development-boards/evaluation-ki…
|
| /Zephyr-latest/boards/phytec/phyboard_polis/doc/ |
| D | index.rst | 12 platform, the phyBOARD-Polis serves as reference design for your
|
| /Zephyr-latest/doc/develop/api/ |
| D | api_lifecycle.rst | 36 explaining its design and assumptions, how it is to be used, current
|
| /Zephyr-latest/doc/services/tfm/ |
| D | overview.rst | 16 Through a set of secure services and by design, TF-M provides:
|
| /Zephyr-latest/boards/st/steval_stwinbx1/doc/ |
| D | index.rst | 7 and is a reference design that simplifies prototyping and testing of advanced industrial sensing ap…
|
| /Zephyr-latest/boards/nxp/mimxrt1060_evk/doc/ |
| D | index.rst | 517 …https://www.nxp.com/design/development-boards/i-mx-evaluation-and-development-boards/i-mx-rt1060-e…
|
| /Zephyr-latest/modules/trusted-firmware-m/ |
| D | Kconfig.tfm | 252 mcuboot/docs/design.md, this does not need to be incremented on every firmware update,
|
| /Zephyr-latest/doc/releases/ |
| D | release-notes-1.6.rst | 211 * ``ZEP-745`` - Revisit design of PWM Driver API
|
| D | release-notes-1.9.rst | 323 * ``ZEP-2408`` - design mechanism for kernel object sharing policy
|
| D | release-notes-3.0.rst | 564 Linux design principles. The ``pinctrl`` API will replace the existing
566 detailed guide with design principles and implementation guidelines can be
|
| D | migration-guide-3.7.rst | 821 :kconfig:option:`CONFIG_BT_MAX_CONN`. This was always the case due to the design of the HCI
|
| /Zephyr-latest/doc/connectivity/bluetooth/api/audio/ |
| D | bluetooth-le-audio-arch.rst | 18 Overall design
21 The overall design of the LE Audio stack is that the implementation follows the specifications
|
| /Zephyr-latest/soc/altr/zephyr_nios2f/cpu/ |
| D | ghrd_10m50da.qsf | 4 # Your use of Altera Corporation's design tools, logic functions
|
| /Zephyr-latest/boards/espressif/esp32_ethernet_kit/doc/ |
| D | index.rst | 407 turned on by ESP32 after power-up. For a reference design please see
|
| /Zephyr-latest/doc/hardware/pinctrl/ |
| D | index.rst | 348 In general, pin configurations depend on the board design or on the
|
| /Zephyr-latest/doc/connectivity/bluetooth/api/mesh/ |
| D | dfu.rst | 11 restrictions on the size, format or usage of the images. The primary design goal of the subsystem is
|
| /Zephyr-latest/doc/develop/flash_debug/ |
| D | probes.rst | 522 https://www.nxp.com/design/software/automotive-software-and-tools/s32-debug-probe:S32-DP
|
| /Zephyr-latest/doc/connectivity/usb/device/ |
| D | usb_device.rst | 311 :kconfig:option:`CONFIG_HID_INTERRUPT_EP_MPS` apply to all instances. This design
|
| /Zephyr-latest/boards/openisa/rv32m1_vega/doc/ |
| D | index.rst | 16 flash and RAM as well as a more powerful CPU design. ZERO-RISCY is a
|
123456789
