Searched refs:default (Results 5001 – 5025 of 5614) sorted by relevance
1...<<201202203204205206207208209210>>...225
| /Zephyr-latest/samples/net/wpan_serial/ |
| D | README.rst | 37 This is the standard default config. This can be used by itself for
|
| /Zephyr-latest/boards/ambiq/apollo4p_evb/doc/ |
| D | index.rst | 49 The default configuration can be found in
|
| /Zephyr-latest/boards/ambiq/apollo3_evb/doc/ |
| D | index.rst | 46 The default configuration can be found in the defconfig file:
|
| /Zephyr-latest/boards/ambiq/apollo3p_evb/doc/ |
| D | index.rst | 46 The default configuration can be found in the defconfig file:
|
| /Zephyr-latest/arch/x86/ |
| D | ia32.cmake | 116 # Must be last so that soc/ can override default exception handlers
|
| /Zephyr-latest/boards/native/nrf_bsim/ |
| D | nrf5340bsim_nrf5340_cpuapp.dts | 128 pinctrl-names = "default", "sleep";
|
| /Zephyr-latest/tests/kernel/fpu_sharing/generic/ |
| D | README.txt | 46 through the variable PI_NUM_ITERATIONS (default 700000). Lowering this value
|
| /Zephyr-latest/boards/nuvoton/npcx7m6fb_evb/doc/ |
| D | index.rst | 43 The default configuration can be found in the defconfig file:
|
| /Zephyr-latest/boards/nxp/mimxrt1160_evk/ |
| D | mimxrt1160_evk_mimxrt1166_cm7.dts | 153 pinctrl-names = "default";
|
| /Zephyr-latest/boards/nordic/nrf9160dk/doc/ |
| D | index.rst | 139 memory maps. By default, all of the memory space (Flash, SRAM, and
147 nrf9160dk/nrf9160 supports the Armv8m Security Extension, and by default boots
160 By default the Secure image for nRF9160 is built using TF-M.
182 default when building Zephyr as a Non-Secure application.
394 By default, the board controller firmware will route the following:
|
| /Zephyr-latest/boards/nxp/hexiwear/doc/ |
| D | index.rst | 95 The default configuration can be found in the defconfig file:
171 configured by default to use the :ref:`opensda-daplink-onboard-debug-probe`,
203 default runner from J-Link to pyOCD:
382 The default configuration can be found in the defconfig file:
426 configured by default to use the :ref:`opensda-daplink-onboard-debug-probe`,
|
| /Zephyr-latest/scripts/ci/es_upload/ |
| D | README.md | 14 by other tools, or rely on default data mapping with potential type misalignments.
46 making it suitable for Kibana default visual components
|
| /Zephyr-latest/boards/st/nucleo_f410rb/doc/ |
| D | index.rst | 91 The default configuration can be found in
136 as well as the main PLL clock. By default, the System clock is driven by the PLL clock at 84MHz,
|
| /Zephyr-latest/boards/seeed/wio_terminal/doc/ |
| D | index.rst | 86 The default configuration can be found in the Kconfig file
89 Zephyr can use the default Cortex-M SYSTICK timer or the SAM0 specific RTC.
|
| /Zephyr-latest/boards/st/nucleo_f091rc/doc/ |
| D | index.rst | 109 The default configuration can be found in
132 - I2C2 SCL/SDA : PA11/PA12 (disabled by default, uses same pins as CAN)
|
| /Zephyr-latest/boards/silabs/starter_kits/slstk3402a/doc/ |
| D | index.rst | 59 The default configuration can be found in
62 The default configuration when building using this board to develop for the
|
| /Zephyr-latest/boards/st/stm32f469i_disco/doc/ |
| D | index.rst | 98 The default configuration can be found in
129 as well as main PLL clock. By default System clock is driven by PLL clock at 180MHz,
|
| /Zephyr-latest/boards/st/stm32f723e_disco/doc/ |
| D | index.rst | 86 The default configuration can be found in
115 as well as by the main PLL clock. By default, the System clock is driven by the PLL
|
| /Zephyr-latest/boards/st/nucleo_f411re/doc/ |
| D | index.rst | 84 The default configuration can be found in
124 as well as main PLL clock. By default System clock is driven by PLL clock at 84MHz,
|
| /Zephyr-latest/boards/st/stm32f412g_disco/doc/ |
| D | index.rst | 98 The default configuration can be found in
123 as well as main PLL clock. By default System clock is driven by PLL clock at 100MHz,
|
| /Zephyr-latest/boards/st/stm32f413h_disco/doc/ |
| D | index.rst | 99 The default configuration can be found in
122 as well as main PLL clock. By default System clock is driven by PLL clock at 100MHz,
|
| /Zephyr-latest/boards/amd/kv260_r5/doc/ |
| D | index.rst | 56 for usage, although nothing is placed there by default.
113 Assuming you are using the default ``petalinux`` user from the Xilinx
|
| /Zephyr-latest/boards/adafruit/feather_m4_express/doc/ |
| D | index.rst | 57 The default configuration can be found in the Kconfig file
60 Zephyr can use the default Cortex-M SYSTICK timer or the SAM0 specific RTC.
|
| /Zephyr-latest/boards/adafruit/itsybitsy_m4_express/doc/ |
| D | index.rst | 58 The default configuration can be found in the Kconfig file
61 Zephyr can use the default Cortex-M SYSTICK timer or the SAM0 specific RTC.
|
| /Zephyr-latest/boards/atmel/sam0/samr21_xpro/doc/ |
| D | index.rst | 51 The default configuration can be found in the Kconfig
89 this BSP. SERCOM0 is the default Zephyr console.
|
1...<<201202203204205206207208209210>>...225
