Searched refs:and (Results 676 – 700 of 3855) sorted by relevance
1...<<21222324252627282930>>...155
| /Zephyr-latest/samples/sensor/grove_temperature/ |
| D | README.rst | 5 Get temperature data from a Grove temperature sensor and display it on an LCD display.
10 This sample application gets the output of the grove temperature sensor and prints it to the
12 and :kconfig:option:`CONFIG_I2C` options are set, the temperature will also be displayed on the
31 Grove LCD, if being used, should be connected to I2C on the Grove shield and the overlay needs to
34 Building and Running
37 Build and flash the sample as follows, changing ``nrf52dk_nrf52832`` to your board:
|
| /Zephyr-latest/samples/shields/x_nucleo_iks4a1/standard/ |
| D | README.rst | 12 This sample enables the following four sensors of a X-NUCLEO-IKS4A1 shield, and then
13 periodically reads and displays data from the shield sensors:
15 - LSM6DSV16X 6-Axis acceleration and angular velocity
16 - LSM6DSO16IS 6-Axis acceleration and angular velocity
17 - LPS22DF ambient temperature and atmospheric pressure
28 Building and Running
|
| /Zephyr-latest/doc/services/tfm/ |
| D | integration.rst | 5 integration between TF-M and Zephyr RTOS. Use this information to help
6 understand how to integrate TF-M with Zephyr for Cortex-M platforms and make
16 and all config flags required for TF-M should be set in a board variant with
19 This board variant must define an appropriate flash, SRAM and peripheral
34 non-secure image, linked with TF-M as an external project, and optionally the
40 Comparing the :zephyr_file:`boards/arm/mps2/mps2_an521_cpu0.dts` and
42 we can see that the ``ns`` version defines offsets in flash and SRAM memory, which leave
43 the required space for TF-M and the secure bootloader:
67 This reserves 1 MB of code memory and 1 MB of RAM for secure boot and TF-M,
|
| /Zephyr-latest/boards/up-bridge-the-gap/up_squared/doc/ |
| D | index.rst | 7 performance and low power consumption. It features the latest Intel |reg| Apollo
8 Lake Celeron |trade| and Pentium |trade| Processors with only 4W of Scenario Design Power and
9 a powerful and flexible Intel |reg| FPGA Altera MAX 10 onboard.
28 GPIOs are exposed through the HAT header, and can be referred using
31 to actually utilize these GPIO pins, the function of the pins and
33 accomplished in BIOS, under menu ``Advanced``, and option
38 Connections and IOs
41 Refer to the `UP Squared`_ website and `UP Squared Pinout`_ website
44 Programming and Debugging
|
| /Zephyr-latest/boards/st/nucleo_wb07cc/doc/ |
| D | index.rst | 6 The Nucleo WB07CC board is a Bluetooth |reg| Low Energy wireless and ultra-low-power
8 powerful and ultra-low-power radio compliant with the Bluetooth |reg| Low Energy
47 Connections and IOs
63 Programming and Debugging
68 Applications for the ``nucleo_wb07cc`` board target can be built and flashed
69 in the usual way (see :ref:`build_an_application` and :ref:`application_run`
95 Now build and flash an application. Here is an example for
129 …manual/rm0530--stm32wb07xc-and-stm32wb06xc-ultralow-power-wireless-32bit-mcus-armbased-cortexm0-wi…
132 …https://www.st.com/resource/en/user_manual/um3344-stm32wb07-nucleo64-board-mb1801-and-mb2119-stmic…
|
| /Zephyr-latest/boards/heltec/heltec_wireless_stick_lite_v3/doc/ |
| D | index.rst | 6 …ck Lite (V3) is a development board with Wi-Fi, Bluetooth and LoRa support. It is designed and pro…
15 …voltage regulator, ESD protection, short circuit protection, RF shielding, and other protection me…
16 - Onboard SH1.25-2 battery interface, integrated lithium battery management system (charge and disc…
17 - Integrated WiFi and Bluetooth interfaces with 2.4GHz metal spring antenna and reserved IPEX (U.FL…
19 - Good RF circuit design and low-power design.
26 Connections and IOs
130 Espressif HAL requires WiFi and Bluetooth binary blobs in order work. Run the command
141 Programming and Debugging
158 must be built (and flashed) at least once.
177 The sysbuild makes possible to build and flash all necessary images needed to
[all …]
|
| /Zephyr-latest/boards/nxp/ls1046ardb/doc/ |
| D | index.rst | 7 evaluation, and development platform that supports the Layerscape LS1046A
9 processor and is optimized to support the DDR4 memory and a full complement
13 cores with packet processing acceleration and high-speed peripherals. The
15 Ethernet, PCIe Gen. 3, SATA 3.0, USB 3.0 and QSPI interfaces provides an
16 excellent combination for a range of enterprise and service provider
17 networking, storage, security and industrial applications.
38 - Supports SGMII 1G PHYs at Lane 2 and Lane 3
41 - PCIe and SATA:
73 Or for SMP running on 2 CPU Cores (Core2 and Core3):
77 There are two serial port on the board: uart1 and uart2, Zephyr is using
[all …]
|
| /Zephyr-latest/boards/nxp/lpcxpresso55s36/doc/ |
| D | index.rst | 10 with a PMod/host interface port and MikroElektronika Click module
17 - 256 KB flash and 96 KB SRAM on-chip
19 - I2C and SPI USB bridging to the LPC device via LPC-Link2 probe
23 - Reset, ISP, wake, and user buttons for easy testing of software functionality
31 For more information about the LPC55S36 SoC and LPCXPresso55S36 board, see:
48 board is the :zephyr:board:`lpcxpresso55s69`, and that board may have additional features
84 Connections and IOs
150 communication. One is configured as USART for the console and the
153 Programming and Debugging
156 Build and flash applications as usual (see :ref:`build_an_application`
[all …]
|
| /Zephyr-latest/boards/nxp/frdm_kw41z/doc/ |
| D | index.rst | 10 (BLE) v4.2, Generic FSK, IEEE |reg| 802.15.4 and Thread.
19 supply options, push/capacitive touch buttons, switches, LEDs and integrated
34 - OpenSDA and JTAG debug
36 For more information about the KW41Z SoC and FRDM-KW41Z board:
89 Connections and IOs
93 currently enabled (PORTA/GPIOA and PORTC/GPIOC) for the FRDM-KW41Z board.
138 Programming and Debugging
141 Build and flash applications as usual (see :ref:`build_an_application` and
147 A debug probe is used for both flashing and debugging the board. This board is
153 Install the :ref:`pyocd-debug-host-tools` and make sure they are in your search
[all …]
|
| /Zephyr-latest/boards/nxp/frdm_mcxn236/doc/ |
| D | index.rst | 6 FRDM-MCXN236 are compact and scalable development boards for rapid prototyping of
8 MCUs I/Os, integrated open-standard serial interfaces, external flash memory and
10 microcontrollers with intelligent peripherals and accelerators providing multi-tasking
11 capabilities and performance efficiency.
25 For more information about the MCX-N236 SoC and FRDM-MCXN236 board, see:
96 Connections and IOs
99 The MCX-N236 SoC has 6 gpio controllers and has pinmux registers which
122 Programming and Debugging
125 Build and flash applications as usual (see :ref:`build_an_application` and
131 A debug probe is used for both flashing and debugging the board. This board is
[all …]
|
| /Zephyr-latest/boards/adi/max32666fthr/doc/ |
| D | index.rst | 8 a small 0.9in by 2.0in dualrow header footprint that is compatible with breadboards and
10 such as a micro SD card connector, 6-axis accelerometer/gyro, RGB indicator LED, and pushbutton.
11 This platform provides poweroptimized flexible for quick proof-of-concepts and early software
30 - High-Efficiency Microcontroller and Audio DSP for Wearable and Hearable Devices
37 - Optional Error Correction Code (ECC-SEC-DED)for Cache, SRAM, and Internal Flash
41 - 1Mbps and 2Mbps Data Throughput
42 - Long Range (125kbps and 500kbps)
74 - Trust Protection Unit (TPU) with MAA SupportsFast ECDSA and Modular Arithmetic
86 - RGB Indicator LED and One General Purpose Push Button Switch
103 | CLOCK | on-chip | clock and reset control |
[all …]
|
| /Zephyr-latest/doc/kernel/memory_management/ |
| D | virtual_memory.rst | 8 Memory Management Unit (MMU) and it must be enabled in the build. Due to
14 Default is to do 1:1 mapping for the kernel image (including code and data)
15 between physical and virtual memory address spaces, if demand paging
60 virtual and physical addresses, instead of kernel choosing addresses within
70 meanings depending on architecture and Kconfigs, which will be explained
123 memory address space, and it is the same as
142 * ``.text`` section is read-only and executable. It is accessible in
143 both kernel and user modes.
145 * ``.rodata`` section is read-only and non-executable. It is accessible
146 in both kernel and user modes.
[all …]
|
| /Zephyr-latest/boards/adafruit/qt_py_esp32s3/doc/ |
| D | index.rst | 7 for IoT projects and prototyping with new sensors.
14 This board comes in 2 variants, both based on the ESP32-S3 with WiFi and BLE
17 USB-C port for programming and debugging and is based on a standard XIAO 14
21 status and debugging, a reset button, and a button for entering the ROM
27 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE). It consists of
29 coprocessor, a Wi-Fi baseband, a Bluetooth LE baseband, RF module, and
40 Espressif HAL requires WiFi and Bluetooth binary blobs in order work. Run the
69 must be built (and flashed) at least once.
88 The sysbuild makes possible to build and flash all necessary images needed to
101 By default, the ESP32 sysbuild creates bootloader (MCUboot) and application
[all …]
|
| /Zephyr-latest/doc/develop/tools/ |
| D | clion.rst | 8 This guide describes how to set up, build, and debug Zephyr's sample application in CLion, using
11 CLion now features `native Zephyr West integration`_ which provides an easier and more intuitive
12 way to open, build, and run/debug Zephyr projects. This guide will be updated soon, but is still
17 This guide describes the process of setting up, building, and debugging Zephyr's
21 same for macOS and Linux, but make sure to select the correct environment file and to adjust the
27 `Download CLion`_ and install it.
32 This guide gives details on how to build and debug the :zephyr:code-sample:`multi-thread-blinky`
33 sample application, but the instructions would be similar for any Zephyr project and :ref:`workspace
55 Configure the toolchain and CMake profile
67 #. Click :menuselection:`Add environment --> From file` and select
[all …]
|
| /Zephyr-latest/drivers/sensor/aosong/dht20/ |
| D | Kconfig | 1 # AOSONG DHT20 temperature and humidity sensor configuration options
8 bool "DHT20 / AHT20 / AM2301B Temperature and Humidity Sensor"
15 Enable driver for DHT20 / AHT20 / AM2301B temperature and humidity sensors.
|
| /Zephyr-latest/dts/arm/st/wb0/ |
| D | stm32wb09.dtsi | 9 * The only differences are RAM size, flash size and TRNG IP.
10 * Flash and RAM size are defined in the package-level DTSI.
22 * that doesn't apply to it, and add the interrupt
|
| /Zephyr-latest/samples/bluetooth/central_multilink/ |
| D | README.rst | 5 Scan, connect and establish connection to up to 62 peripherals.
11 Bluetooth LE devices and establishing connection to up to 62 peripherals with a strong
20 Building and Running
|
| /Zephyr-latest/boards/intel/adsp/doc/ |
| D | chromebooks_adsp.rst | 7 "Community" key for firmware signing, and can therefore accept
9 SOF is one), including the Zephyr samples and test suite.
18 Power the device on and connect it to a wireless network. It will
28 Hold Esc + Refresh (the arrow-in-a-circle "reload" key above "3") and
29 hit the power key to enter recovery mode. Note: the touchscreen and
32 Select "Advanced Options", then "Enable Developer Mode" and confirm
39 reboot, select "Boot from Internal Storage" again and set it up
45 You will at some point wreck your device and need a recovery stick.
46 Install the Chromebook Recovery Utility from the Google Web Store and
49 You can actually do this on any machine (and any OS) with Chrome
[all …]
|
| /Zephyr-latest/doc/connectivity/bluetooth/api/mesh/ |
| D | msg.rst | 6 The Bluetooth Mesh message provides set of structures, macros and functions used
7 for preparing message buffers, managing message and acknowledged message
|
| /Zephyr-latest/boards/nxp/lpcxpresso55s69/doc/ |
| D | index.rst | 7 of and development with the LPC55S6x MCU based on the Arm® Cortex®-M33
9 subsystem, and accelerometer, with several options for adding off-the-shelf
10 add-on boards for networking, sensors, displays, and other interfaces.
16 - Onboard, high-speed USB, Link2 debug probe with CMSIS-DAP and SEGGER J-Link
18 - UART and SPI port bridging from LPC55S69 target to USB via the onboard debug
21 - 3 x user LEDs, plus Reset, ISP (3) and user buttons
25 - High and full speed USB ports with micro A/B connector for host or device
31 For more information about the LPC55S69 SoC and LPCXPRESSO55S69 board, see:
124 Connections and IOs
265 configured as USART for the console and the remaining are not used.
[all …]
|
| /Zephyr-latest/boards/adi/max32690evkit/doc/ |
| D | index.rst | 7 It features an Arm® Cortex®-M4F CPU for efficient computation of complex functions and
8 algorithms, and the latest generation Bluetooth® 5 Low Energy (Bluetooth LE) radio designed
9 for wearable and hearable fitness devices, portable and wearable wireless medical devices,
10 industrial sensors/networks, internet of things (IoT), and asset tracking.
30 - 7.3728MHz and 60MHz Low-Power Oscillators
36 - 1.8V and 3.3V I/O with No Level Translators
43 - Supports AoA, AoD, LE Audio, and Mesh
45 - Long-Range (125kbps and 500kbps) Modes
64 - Security and Integrity
77 - Stereo Audio Codec with Line-In and Line-Out 3.5mm Jacks
[all …]
|
| /Zephyr-latest/doc/develop/toolchains/ |
| D | zephyr_sdk.rst | 8 as custom QEMU and OpenOCD.
10 Use of the Zephyr SDK is highly recommended and may even be required under
18 * ARC (32-bit and 64-bit; ARCv1, ARCv2, ARCv3)
19 * ARM (32-bit and 64-bit; ARMv6, ARMv7, ARMv8; A/R/M Profiles)
20 * MIPS (32-bit and 64-bit)
22 * RISC-V (32-bit and 64-bit; RV32I, RV32E, RV64I)
23 * x86 (32-bit and 64-bit)
28 Installation bundle and variables
31 The Zephyr SDK bundle supports all major operating systems (Linux, macOS and
32 Windows) and is delivered as a compressed file.
[all …]
|
| /Zephyr-latest/boards/gd/gd32a503v_eval/doc/ |
| D | index.rst | 6 The GD32A503V-EVAL board is a hardware platform that enables design and debug
11 SRAM and 88 GPIOs.
30 For more information about the GD32A503 SoC and GD32A503V-EVAL board:
48 is UART0 at PIN-72 and PIN-73.
50 Programming and Debugging
53 Before program your board make sure to configure boot setting and serial port.
70 allow flash programming and debug over USB. There are also program and debug
71 headers J2 and J100 that can be used with any ARM compatible tools.
73 #. Build the Zephyr kernel and the :zephyr:code-sample:`hello_world` sample application:
122 #. Build the Zephyr kernel and the :zephyr:code-sample:`hello_world` sample application:
|
| /Zephyr-latest/arch/riscv/ |
| D | Kconfig.isa | 28 (M) - Standard Extension for Integer Multiplication and Division
30 Standard integer multiplication and division instruction extension,
31 which is named "M" and contains instructions that multiply or divide
42 subset name "A", and contains instructions that atomically
52 floating-point, which is named "F" and adds single-precision
63 which is named "D" and adds double-precision floating-point
96 which reduces static and dynamic code size by adding short 16-bit
102 (Zicsr) - Standard Extension for Control and Status Register (CSR) Instructions
114 memory and instruction fetches on the same hart.
128 The Zlrsc extension enables support for LR.W/D and SC.W/D-style instructions.
[all …]
|
| /Zephyr-latest/boards/st/nucleo_l073rz/doc/ |
| D | index.rst | 5 The STM32 Nucleo-64 development board with STM32L073RZ MCU, supports Arduino and ST morpho connecti…
7 The STM32 Nucleo board provides an affordable, and flexible way for users to try out new concepts,
8 and build prototypes with the STM32 microcontroller, choosing from the various
9 combinations of performance, power consumption, and features.
11 The Arduino* Uno V3 connectivity support and the ST morpho headers allow easy functionality
15 The STM32 Nucleo board integrates the ST-LINK/V2-1 debugger and programmer.
45 - Two push-buttons: USER and RESET
62 Connections and IOs
90 Programming and Debugging
95 Applications for the ``nucleo_l073rz`` board configuration can be built and
[all …]
|
1...<<21222324252627282930>>...155
