Home
last modified time | relevance | path

Searched full:nand (Results 1 – 25 of 81) sorted by relevance

1234

/Zephyr-latest/samples/drivers/soc_flash_nand/
Dsample.yaml2 description: Cadence Nand Driver sample application.
19 - "Nand flash driver test sample"
20 - "Nand flash driver block size 20000"
22 - "Nand flash driver data erase successful...."
23 - "Nand flash driver write completed...."
24 - "Nand flash driver read completed...."
25 - "Nand flash driver read verified"
26 - "Nand flash driver data erase successful...."
27 - "Nand flash driver read verified after erase...."
28 - "Nand flash driver test sample completed...."
/Zephyr-latest/drivers/flash/
DKconfig.cadence_nand5 DT_CHOSEN_CDNS_NAND_NODE := nand
8 bool "Cadence NAND Flash driver"
15 Enable Cadence NAND support.
20 bool "Cadence Nand Interrupt Support"
23 Enable Cadence Nand Interrupt Support.
26 prompt "Set the NAND Operating mode"
32 bool "Cadence Nand CDMA Operating Mode"
35 bool "Cadence Nand PIO Operating Mode"
38 bool "Cadence Nand Generic Operating Mode"
Dflash_cadence_nand_ll.c11 * Wait for the Cadence NAND controller to become idle.
13 * @param base_address The base address of the Cadence NAND controller.
28 * Set the row address for a NAND flash memory device using the Cadence NAND controller.
30 * @param params The Cadence NAND parameters structure.
50 * Retrieve information about the NAND flash device using the Cadence NAND controller.
52 * @param params The Cadence NAND parameters structure.
68 LOG_INF("NAND Flash Version Information"); in cdns_nand_device_info()
110 * Retrieve the status of a specific thread in the Cadence NAND controller.
112 * @param base_address The base address of the Cadence NAND controller.
145 * Set features in the Cadence NAND controller using PIO operations.
[all …]
Dflash_cadence_nand.c30 /* To check the DFI register setting for NAND in the System Manager */
53 /* Reset controller device configuration for NAND*/
107 LOG_ERR("Invalid input parameter for NAND Flash Write!"); in flash_cdns_nand_write()
127 LOG_ERR("Invalid input parameter for NAND Flash Read!"); in flash_cdns_nand_read()
183 LOG_ERR("DFI not configured for NAND Flash controller!!!"); in flash_cdns_nand_init()
189 /* Reset Combo phy and NAND only if reset controller driver is supported */ in flash_cdns_nand_init()
205 LOG_ERR("NAND reset failed"); in flash_cdns_nand_init()
233 /* NAND Memory Controller init */ in flash_cdns_nand_init()
236 LOG_ERR("NAND initialization Failed"); in flash_cdns_nand_init()
/Zephyr-latest/samples/drivers/soc_flash_nand/src/
Dmain.c21 #define NAND_DEV DEVICE_DT_GET(DT_ALIAS(nand));
34 printk("Nand flash driver test sample\n"); in main()
39 printk("Nand flash driver is not ready\n"); in main()
46 printk("Nand flash driver block size %lx\n", flash_block_size); in main()
51 printk("Nand flash driver page info error\n"); in main()
82 printk("Nand flash driver read Error\n"); in main()
87 printk("Nand flash driver data erase successful....\n"); in main()
91 printk("Nand flash driver write error\n"); in main()
96 printk("Nand flash driver write completed....\n"); in main()
100 printk("Nand flash driver read error\n"); in main()
[all …]
/Zephyr-latest/samples/drivers/soc_flash_nand/boards/
Dintel_socfpga_agilex5_socdk.overlay13 nand = &nand;
17 &nand {
/Zephyr-latest/dts/bindings/flash_controller/
Dcdns,nand.yaml4 description: Cadence Nand flash controller
6 compatible: "cdns,nand"
22 description: Erase Block size of Cadence Nand
/Zephyr-latest/dts/bindings/memory-controllers/
Dst,stm32-fmc.yaml8 SRAM, NOR Flash, NAND Flash, SDRAM...
17 - NAND memory controller (some devices also support PC Card)
Dst,stm32h7-fmc.yaml8 SRAM, NOR Flash, NAND Flash, SDRAM...
17 - NAND memory controller (some devices also support PC Card)
/Zephyr-latest/samples/subsys/usb/mass/boards/
Dadafruit_feather_nrf52840_sense.overlay26 disk-name = "NAND";
Dnrf52840dk_nrf52840.overlay26 disk-name = "NAND";
Dnrf5340dk_nrf5340_cpuapp.overlay26 disk-name = "NAND";
Drpi_pico.overlay36 disk-name = "NAND";
/Zephyr-latest/tests/subsys/fs/ext2/boards/
Dnative_sim.overlay28 disk-name = "NAND";
/Zephyr-latest/tests/subsys/fs/fat_fs_api/boards/
Dnative_sim.overlay29 disk-name = "NAND";
/Zephyr-latest/tests/drivers/disk/disk_access/boards/
Dnative_sim_no_explicit_erase.overlay29 disk-name = "NAND";
Dnative_sim.overlay29 disk-name = "NAND";
/Zephyr-latest/samples/subsys/usb/mass/src/
Dmain.c52 USBD_DEFINE_MSC_LUN(nand, "NAND", "Zephyr", "FlashDisk", "0.00");
123 mnt->mnt_point = "/NAND:"; in mount_app_fs()
/Zephyr-latest/tests/subsys/fs/fs_api/src/
Dtest_fs.h15 #define TEST_FS_MNTP "/NAND:"
/Zephyr-latest/tests/subsys/fs/ext2/src/
Dmain.c15 #define STORAGE_DEVICE "NAND"
/Zephyr-latest/soc/nxp/imxrt/
DKconfig39 bool "FlexSPI serial NAND"
47 bool "SEMC parallel NAND"
/Zephyr-latest/samples/subsys/usb/mass/
DKconfig46 default "NAND" if DISK_DRIVER_FLASH
/Zephyr-latest/dts/arm64/intel/
Dintel_socfpga_agilex5.dtsi228 /* cadence Nand Flash controller*/
229 nand: nand@10B80000 { label
230 compatible = "cdns,nand";
/Zephyr-latest/kernel/
Datomic_c.c378 * @brief Atomic bitwise NAND primitive
380 * This routine provides the atomic bitwise NAND operator. The <value> is
381 * atomically bitwise NAND'ed with the value at <target>, placing the result
385 * @param value the value to NAND
/Zephyr-latest/include/zephyr/dt-bindings/reset/
Dintel_socfpga_reset.h21 * NAND RSTLINE pin = 5;

1234