Home
last modified time | relevance | path

Searched refs:req_state (Results 1 – 25 of 50) sorted by relevance

12

/trusted-firmware-a-latest/plat/imx/common/
Dimx8_psci.c33 psci_power_state_t *req_state) in imx_validate_power_state() argument
43 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_OFF_STATE; in imx_validate_power_state()
45 req_state->pwr_domain_state[MPIDR_AFFLVL1] = PLAT_MAX_RET_STATE; in imx_validate_power_state()
47 req_state->pwr_domain_state[MPIDR_AFFLVL1] = PLAT_MAX_OFF_STATE; in imx_validate_power_state()
53 void imx_get_sys_suspend_power_state(psci_power_state_t *req_state) in imx_get_sys_suspend_power_state() argument
59 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in imx_get_sys_suspend_power_state()
60 req_state->pwr_domain_state[PLAT_MAX_PWR_LVL] = PLAT_MAX_RET_STATE; in imx_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/arm/common/
Darm_pm.c25 psci_power_state_t *req_state) in arm_validate_power_state() argument
31 assert(req_state != NULL); in arm_validate_power_state()
45 req_state->pwr_domain_state[ARM_PWR_LVL0] = in arm_validate_power_state()
49 req_state->pwr_domain_state[i] = in arm_validate_power_state()
69 psci_power_state_t *req_state) in arm_validate_power_state() argument
74 assert(req_state != NULL); in arm_validate_power_state()
100 req_state->pwr_domain_state[i] = state_id & in arm_validate_power_state()
105 req_state->last_at_pwrlvl = state_id & ARM_LOCAL_PSTATE_MASK; in arm_validate_power_state()
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mq/
Dimx8mq_psci.c22 psci_power_state_t *req_state) in imx_validate_power_state() argument
32 CORE_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
33 CLUSTER_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
37 CORE_PWR_STATE(req_state) = PLAT_MAX_OFF_STATE; in imx_validate_power_state()
38 CLUSTER_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
121 void imx_get_sys_suspend_power_state(psci_power_state_t *req_state) in imx_get_sys_suspend_power_state() argument
126 req_state->pwr_domain_state[i] = PLAT_STOP_OFF_STATE; in imx_get_sys_suspend_power_state()
128 req_state->pwr_domain_state[PLAT_MAX_PWR_LVL] = PLAT_MAX_RET_STATE; in imx_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/imx/imx93/
Dimx93_psci.c39 psci_power_state_t *req_state) in imx_validate_power_state() argument
50 CORE_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
51 CLUSTER_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
55 CORE_PWR_STATE(req_state) = PLAT_MAX_OFF_STATE; in imx_validate_power_state()
56 CLUSTER_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
191 void imx_get_sys_suspend_power_state(psci_power_state_t *req_state) in imx_get_sys_suspend_power_state() argument
196 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in imx_get_sys_suspend_power_state()
199 SYSTEM_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_get_sys_suspend_power_state()
200 CLUSTER_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/xilinx/versal/
Dplat_psci.c197 psci_power_state_t *req_state) in versal_validate_power_state() argument
203 assert(req_state); in versal_validate_power_state()
207 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_RET_STATE; in versal_validate_power_state()
209 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_OFF_STATE; in versal_validate_power_state()
225 static void versal_get_sys_suspend_power_state(psci_power_state_t *req_state) in versal_get_sys_suspend_power_state() argument
227 req_state->pwr_domain_state[PSCI_CPU_PWR_LVL] = PLAT_MAX_OFF_STATE; in versal_get_sys_suspend_power_state()
228 req_state->pwr_domain_state[1] = PLAT_MAX_OFF_STATE; in versal_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/hisilicon/poplar/
Dplat_pm.c110 psci_power_state_t *req_state) in poplar_validate_power_state() argument
116 assert(req_state); in poplar_validate_power_state()
120 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_RET_STATE; in poplar_validate_power_state()
122 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_OFF_STATE; in poplar_validate_power_state()
143 static void poplar_get_sys_suspend_power_state(psci_power_state_t *req_state) in poplar_get_sys_suspend_power_state() argument
148 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in poplar_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/xilinx/zynqmp/
Dplat_psci.c176 psci_power_state_t *req_state) in zynqmp_validate_power_state() argument
182 assert(req_state); in zynqmp_validate_power_state()
186 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_RET_STATE; in zynqmp_validate_power_state()
188 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_OFF_STATE; in zynqmp_validate_power_state()
198 static void zynqmp_get_sys_suspend_power_state(psci_power_state_t *req_state) in zynqmp_get_sys_suspend_power_state() argument
200 req_state->pwr_domain_state[PSCI_CPU_PWR_LVL] = PLAT_MAX_OFF_STATE; in zynqmp_get_sys_suspend_power_state()
201 req_state->pwr_domain_state[1] = PLAT_MAX_OFF_STATE; in zynqmp_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/imx/imx8m/
Dimx8m_psci_common.c70 psci_power_state_t *req_state) in imx_validate_power_state() argument
80 CORE_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
81 CLUSTER_PWR_STATE(req_state) = PLAT_MAX_RET_STATE; in imx_validate_power_state()
85 CORE_PWR_STATE(req_state) = PLAT_MAX_OFF_STATE; in imx_validate_power_state()
86 CLUSTER_PWR_STATE(req_state) = PLAT_WAIT_RET_STATE; in imx_validate_power_state()
155 void imx_get_sys_suspend_power_state(psci_power_state_t *req_state) in imx_get_sys_suspend_power_state() argument
160 req_state->pwr_domain_state[i] = PLAT_STOP_OFF_STATE; in imx_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/allwinner/common/
Dsunxi_scpi_pm.c155 psci_power_state_t *req_state) in sunxi_validate_power_state() argument
162 assert(req_state != NULL); in sunxi_validate_power_state()
176 req_state->pwr_domain_state[i] = local_pstate; in sunxi_validate_power_state()
182 req_state->pwr_domain_state[i] = PSCI_LOCAL_STATE_RUN; in sunxi_validate_power_state()
188 static void sunxi_get_sys_suspend_power_state(psci_power_state_t *req_state) in sunxi_get_sys_suspend_power_state() argument
190 assert(req_state != NULL); in sunxi_get_sys_suspend_power_state()
193 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in sunxi_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/qti/common/src/
Dqti_pm.c84 psci_power_state_t *req_state) in qti_validate_power_state() argument
89 assert(req_state); in qti_validate_power_state()
115 req_state->pwr_domain_state[i] = state_id & in qti_validate_power_state()
120 req_state->last_at_pwrlvl = state_id & QTI_LOCAL_PSTATE_MASK; in qti_validate_power_state()
243 void qti_get_sys_suspend_power_state(psci_power_state_t *req_state) in qti_get_sys_suspend_power_state() argument
259 req_state->pwr_domain_state[i++] = in qti_get_sys_suspend_power_state()
265 req_state->last_at_pwrlvl = PLAT_MAX_PWR_LVL; in qti_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/xilinx/versal_net/
Dplat_psci_pm.c198 psci_power_state_t *req_state) in versal_net_validate_power_state() argument
204 assert(req_state); in versal_net_validate_power_state()
208 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_RET_STATE; in versal_net_validate_power_state()
210 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_OFF_STATE; in versal_net_validate_power_state()
227 static void versal_net_get_sys_suspend_power_state(psci_power_state_t *req_state) in versal_net_get_sys_suspend_power_state() argument
232 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in versal_net_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/nvidia/tegra/common/
Dtegra_pm.c37 static void tegra_get_sys_suspend_power_state(psci_power_state_t *req_state) in tegra_get_sys_suspend_power_state() argument
41 req_state->pwr_domain_state[i] = PSTATE_ID_SOC_POWERDN; in tegra_get_sys_suspend_power_state()
250 psci_power_state_t *req_state) in tegra_validate_power_state() argument
252 assert(req_state != NULL); in tegra_validate_power_state()
254 return tegra_soc_validate_power_state(power_state, req_state); in tegra_validate_power_state()
/trusted-firmware-a-latest/plat/arm/board/fvp/
Dfvp_pm.c371 static void fvp_get_sys_suspend_power_state(psci_power_state_t *req_state) in fvp_get_sys_suspend_power_state() argument
376 req_state->pwr_domain_state[i] = ARM_LOCAL_STATE_OFF; in fvp_get_sys_suspend_power_state()
379 req_state->last_at_pwrlvl = PLAT_MAX_PWR_LVL; in fvp_get_sys_suspend_power_state()
393 psci_power_state_t *req_state) in fvp_validate_power_state() argument
396 rc = arm_validate_power_state(power_state, req_state); in fvp_validate_power_state()
403 req_state->pwr_domain_state[ARM_PWR_LVL2] = ARM_LOCAL_STATE_RUN; in fvp_validate_power_state()
/trusted-firmware-a-latest/plat/hisilicon/hikey/
Dhikey_pm.c163 static void hikey_get_sys_suspend_power_state(psci_power_state_t *req_state) in hikey_get_sys_suspend_power_state() argument
168 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in hikey_get_sys_suspend_power_state()
215 psci_power_state_t *req_state) in hikey_validate_power_state() argument
221 assert(req_state); in hikey_validate_power_state()
235 req_state->pwr_domain_state[MPIDR_AFFLVL0] = in hikey_validate_power_state()
239 req_state->pwr_domain_state[i] = in hikey_validate_power_state()
/trusted-firmware-a-latest/plat/imx/common/include/
Dplat_imx8.h29 psci_power_state_t *req_state);
30 void imx_get_sys_suspend_power_state(psci_power_state_t *req_state);
/trusted-firmware-a-latest/plat/renesas/common/
Dplat_pm.c252 psci_power_state_t *req_state) in rcar_validate_power_state() argument
262 req_state->pwr_domain_state[MPIDR_AFFLVL0] = PLAT_MAX_RET_STATE; in rcar_validate_power_state()
265 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in rcar_validate_power_state()
275 static void rcar_get_sys_suspend_power_state(psci_power_state_t *req_state) in rcar_get_sys_suspend_power_state() argument
284 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in rcar_get_sys_suspend_power_state()
289 req_state->pwr_domain_state[PLAT_MAX_PWR_LVL] = PSCI_LOCAL_STATE_RUN; in rcar_get_sys_suspend_power_state()
291 req_state->pwr_domain_state[i] = PLAT_MAX_RET_STATE; in rcar_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/rockchip/common/
Dplat_pm.c133 psci_power_state_t *req_state) in rockchip_validate_power_state() argument
139 assert(req_state); in rockchip_validate_power_state()
153 req_state->pwr_domain_state[MPIDR_AFFLVL0] = in rockchip_validate_power_state()
157 req_state->pwr_domain_state[i] = in rockchip_validate_power_state()
161 req_state->pwr_domain_state[i] = in rockchip_validate_power_state()
172 void rockchip_get_sys_suspend_power_state(psci_power_state_t *req_state) in rockchip_get_sys_suspend_power_state() argument
177 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in rockchip_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/arm/css/common/
Dcss_pm.c251 void css_get_sys_suspend_power_state(psci_power_state_t *req_state) in css_get_sys_suspend_power_state() argument
262 req_state->pwr_domain_state[i] = ARM_LOCAL_STATE_OFF; in css_get_sys_suspend_power_state()
279 psci_power_state_t *req_state) in css_validate_power_state() argument
282 rc = arm_validate_power_state(power_state, req_state); in css_validate_power_state()
298 req_state->pwr_domain_state[CSS_SYSTEM_PWR_DMN_LVL] = in css_validate_power_state()
/trusted-firmware-a-latest/plat/mediatek/mt8173/
Dplat_pm.c434 static void plat_get_sys_suspend_power_state(psci_power_state_t *req_state) in plat_get_sys_suspend_power_state() argument
439 req_state->pwr_domain_state[i] = MTK_LOCAL_STATE_OFF; in plat_get_sys_suspend_power_state()
470 psci_power_state_t *req_state) in plat_validate_power_state() argument
476 assert(req_state); in plat_validate_power_state()
490 req_state->pwr_domain_state[MTK_PWR_LVL0] = in plat_validate_power_state()
494 req_state->pwr_domain_state[i] = in plat_validate_power_state()
508 psci_power_state_t *req_state) in plat_validate_power_state() argument
513 assert(req_state); in plat_validate_power_state()
534 req_state->pwr_domain_state[i++] = state_id & in plat_validate_power_state()
/trusted-firmware-a-latest/include/plat/nuvoton/common/
Dplat_npcm845x.h32 psci_power_state_t *req_state);
35 void npcm845x_get_sys_suspend_power_state(psci_power_state_t *req_state);
/trusted-firmware-a-latest/plat/hisilicon/hikey960/
Dhikey960_pm.c139 psci_power_state_t *req_state) in hikey960_validate_power_state() argument
145 assert(req_state); in hikey960_validate_power_state()
159 req_state->pwr_domain_state[MPIDR_AFFLVL0] = in hikey960_validate_power_state()
163 req_state->pwr_domain_state[i] = in hikey960_validate_power_state()
289 static void hikey960_get_sys_suspend_power_state(psci_power_state_t *req_state) in hikey960_get_sys_suspend_power_state() argument
294 req_state->pwr_domain_state[i] = PLAT_MAX_OFF_STATE; in hikey960_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/st/stm32mp1/
Dstm32mp1_pm.c162 psci_power_state_t *req_state) in stm32_validate_power_state() argument
176 req_state->pwr_domain_state[0] = ARM_LOCAL_STATE_RET; in stm32_validate_power_state()
177 req_state->pwr_domain_state[1] = ARM_LOCAL_STATE_RUN; in stm32_validate_power_state()
/trusted-firmware-a-latest/plat/nuvoton/npcm845x/
Dnpcm845x_psci.c256 psci_power_state_t *req_state) in npcm845x_validate_power_state() argument
262 assert(req_state); in npcm845x_validate_power_state()
285 req_state->pwr_domain_state[i++] = (uint8_t)state_id & in npcm845x_validate_power_state()
300 void npcm845x_get_sys_suspend_power_state(psci_power_state_t *req_state) in npcm845x_get_sys_suspend_power_state() argument
307 req_state->pwr_domain_state[i] = (uint8_t)PLAT_LOCAL_STATE_OFF; in npcm845x_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/intel/soc/common/
Dsocfpga_psci.c238 psci_power_state_t *req_state) in socfpga_validate_power_state() argument
251 void socfpga_get_sys_suspend_power_state(psci_power_state_t *req_state) in socfpga_get_sys_suspend_power_state() argument
253 req_state->pwr_domain_state[PSCI_CPU_PWR_LVL] = PLAT_MAX_OFF_STATE; in socfpga_get_sys_suspend_power_state()
254 req_state->pwr_domain_state[1] = PLAT_MAX_OFF_STATE; in socfpga_get_sys_suspend_power_state()
/trusted-firmware-a-latest/plat/mediatek/mt8183/
Dplat_pm.c442 psci_power_state_t *req_state) in plat_mtk_validate_power_state() argument
447 assert(req_state); in plat_mtk_validate_power_state()
471 req_state->pwr_domain_state[i++] = state_id & in plat_mtk_validate_power_state()
482 psci_power_state_t *req_state) in plat_mtk_validate_power_state() argument
488 assert(req_state); in plat_mtk_validate_power_state()
502 req_state->pwr_domain_state[MTK_PWR_LVL0] = MTK_LOCAL_STATE_RET; in plat_mtk_validate_power_state()
507 req_state->pwr_domain_state[i] = MTK_LOCAL_STATE_OFF; in plat_mtk_validate_power_state()
544 static void plat_mtk_get_sys_suspend_power_state(psci_power_state_t *req_state) in plat_mtk_get_sys_suspend_power_state() argument
549 req_state->pwr_domain_state[i] = MTK_LOCAL_STATE_OFF; in plat_mtk_get_sys_suspend_power_state()

12